This repo contain the PY-UVM Framework for different RISC-V Cores
☆33Sep 16, 2023Updated 2 years ago
Alternatives and similar repositories for PY_UVM_Framework
Users that are interested in PY_UVM_Framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆176Sep 11, 2022Updated 3 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Many peripherals in Verilog ready to use☆42Dec 29, 2024Updated last year
- The UVM written in Python☆17Dec 26, 2025Updated 3 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 9 months ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- ☆10Jun 11, 2018Updated 7 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- ☆12May 15, 2022Updated 3 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Workshop that is going to be given together with the UPduino dev board☆23Oct 29, 2021Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 5 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Apr 2, 2026Updated last week
- ☆12Dec 22, 2020Updated 5 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- ☆17Mar 6, 2026Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- A Verilog implementation of a processor cache.☆38Dec 29, 2017Updated 8 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆44Apr 26, 2024Updated last year
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- ☆10May 20, 2022Updated 3 years ago