This repo contain the PY-UVM Framework for different RISC-V Cores
☆33Sep 16, 2023Updated 2 years ago
Alternatives and similar repositories for PY_UVM_Framework
Users that are interested in PY_UVM_Framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆177Sep 11, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Many peripherals in Verilog ready to use☆42Dec 29, 2024Updated last year
- The UVM written in Python☆17Dec 26, 2025Updated 4 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- ☆11Apr 18, 2026Updated 2 weeks ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 4 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- ☆12May 15, 2022Updated 3 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Workshop that is going to be given together with the UPduino dev board☆23Oct 29, 2021Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆55Apr 2, 2026Updated last month
- ☆12Dec 22, 2020Updated 5 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- ☆17Mar 6, 2026Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆44Apr 26, 2024Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- ☆10May 20, 2022Updated 3 years ago
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆27Aug 11, 2022Updated 3 years ago