merldsu / PY_UVM_Framework
This repo contain the PY-UVM Framework for different RISC-V Cores
☆31Updated last year
Alternatives and similar repositories for PY_UVM_Framework:
Users that are interested in PY_UVM_Framework are comparing it to the libraries listed below
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆40Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆52Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 7 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated 10 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- The UVM written in Python☆17Updated 7 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆49Updated 4 years ago
- UART models for cocotb☆26Updated 2 years ago
- Static Timing Analysis Full Course☆49Updated 2 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆14Updated 9 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆57Updated 8 months ago
- ☆23Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago