利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
☆14Feb 27, 2025Updated last year
Alternatives and similar repositories for ZYNQ_SARSystem
Users that are interested in ZYNQ_SARSystem are comparing it to the libraries listed below
Sorting:
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- Hardware Description Language Translator☆18Updated this week
- 利用CUDA加速阵列雷达成像过程, 使用MIMO阵列雷达对近场空间做2D和3D BP成像, 本项目只涉及后端算法处理，测试中加速比达到10☆21May 21, 2025Updated 9 months ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆19Feb 13, 2026Updated 3 weeks ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- EasyDS是一款创新型AI教育系统，专为考研数据结构学习设计。系统采用费曼学习法，通过多智能体协同教学模式，实现深度交互式学习体验。不同于传统"问答式"AI辅导，EasyDS引导学生主动讲解题目，智能体根据学生表现动态调整教学策略，形成"讲解-反馈-修正-强化"的学习闭环…☆26May 23, 2025Updated 9 months ago
- ☆10Oct 20, 2021Updated 4 years ago
- ☆13Updated this week
- ☆12Aug 25, 2022Updated 3 years ago
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Feb 25, 2026Updated last week
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- I2S transciever implemented in Verilog HDL☆32Oct 11, 2017Updated 8 years ago
- This project is about running zigbee protocol in nrf24l01.☆36May 25, 2018Updated 7 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆32Feb 22, 2019Updated 7 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆38Dec 31, 2021Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Nov 28, 2020Updated 5 years ago
- ADP☆12Apr 12, 2017Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago