Starynight410 / ZYNQ_SARSystemLinks
利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。
☆12Updated 4 months ago
Alternatives and similar repositories for ZYNQ_SARSystem
Users that are interested in ZYNQ_SARSystem are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆16Updated 4 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- My code repositry for common use.☆22Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- 新一代北斗卫星导航监测接收机的FPGA实现☆28Updated 9 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆11Updated 3 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆28Updated 3 years ago
- ☆18Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Testbenches for HDL projects☆19Updated this week
- ☆19Updated last year
- USB-PD-3.1-Verilog☆15Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- IP Catalog for Raptor.☆14Updated 7 months ago
- GSI Timing Gateware and Tools☆14Updated this week
- Repository containing the DSP gateware cores☆13Updated this week
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- 4-Layer XC7Z010 DDR3 Layout☆17Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆31Updated 3 years ago
- Verilog IP Cores & Tests