Alternatives and similar repositories for libaxidma

Users that are interested in libaxidma are comparing it to the libraries listed below

• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated this week
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆20Updated last week
• GSI-CS-CO / bel_projects
  GSI Timing Gateware and Tools
  ☆14Updated last week
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Updated 3 months ago
• lnls-dig / general-cores
  general-cores
  ☆21Updated 3 months ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated this week
• Starynight410 / ZYNQ_SARSystem
  利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
  ☆11Updated 8 months ago
• eltvor / zlogan
  High-througput logic analyzer for FPGA
  ☆15Updated 5 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆31Updated 5 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆25Updated 3 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆28Updated 4 years ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF
  A project demonstrate how to config ad9361 to TX mode
  ☆11Updated 6 years ago
• FDU-ME-ARC / NVMeCHA
  ☆19Updated 4 years ago
• k0nze / ultrazed_acp_example
  Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC
  ☆11Updated 7 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated 3 weeks ago
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Updated 7 years ago
• lnls-dig / dsp-cores
  Repository containing the DSP gateware cores
  ☆13Updated last week
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆18Updated 2 years ago
• delhatch / Zynq_UDP
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆28Updated 4 years ago
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 9 years ago
• PacoReinaCampo / verilog2vhdl
  Hardware Description Language Translator
  ☆18Updated 5 months ago
• DUNE / pl-nvme
  ☆36Updated 5 years ago
• FarisHijazi / LZ4-Decompressor-Verilog
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆16Updated 6 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Updated last year
• Blebowski / CTU-CAN-FD
  This is a mirror repository for official CTU CAN FD repository:
  ☆32Updated last week
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆22Updated 5 years ago
• pbridd / lzrw1-compression-core
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆18Updated 7 years ago
• AlSaqr-platform / he-soc
  ☆32Updated last week