Alternatives and similar repositories for libaxidma

Users that are interested in libaxidma are comparing it to the libraries listed below

• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated 2 months ago
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆20Updated 3 weeks ago
• GSI-CS-CO / bel_projects
  GSI Timing Gateware and Tools
  ☆14Updated last week
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 13 years ago
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Updated last month
• k0nze / ultrazed_acp_example
  Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC
  ☆11Updated 7 years ago
• eltvor / zlogan
  High-througput logic analyzer for FPGA
  ☆15Updated 5 years ago
• lnls-dig / general-cores
  general-cores
  ☆21Updated 5 months ago
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Updated 2 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆32Updated 5 years ago
• pbridd / lzrw1-compression-core
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆18Updated 8 years ago
• Digilent / axi4lite_ip_gen
  Generates simple AXI4-lite IP for use in Vivado from register specifications
  ☆15Updated 9 months ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆22Updated 4 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆31Updated 5 years ago
• AlSaqr-platform / he-soc
  ☆32Updated last month
• Blebowski / CTU-CAN-FD
  This is a mirror repository for official CTU CAN FD repository:
  ☆34Updated last week
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Updated 7 years ago
• FarisHijazi / LZ4-Decompressor-Verilog
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Updated 6 years ago
• Bucknalla / ip_cores
  Verilog IP Cores & Tests
  ☆13Updated 7 years ago
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated last week
• os-fpga / IP_Catalog
  IP Catalog for Raptor.
  ☆17Updated last year
• rsarwar87 / xdma_dsc_byp_cltr
  VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe
  ☆18Updated 6 years ago
• Elphel / x393_sata
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆33Updated 5 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Updated 2 years ago
• FDU-ME-ARC / NVMeCHA
  ☆20Updated 4 years ago
• fpgadeveloper / ethernet-fmc-max-throughput
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Updated last year
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆30Updated 4 years ago
• BrianHGinc / Verilog-Floating-Point-Clock-Divider
  Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…
  ☆21Updated 11 months ago
• OpenDGPS / zynq-axi-dma-sg
  Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020
  ☆56Updated 8 years ago