necst / xlnx-project-templateLinks
Template Repository for Xilinx HLS design flow
☆12Updated 4 years ago
Alternatives and similar repositories for xlnx-project-template
Users that are interested in xlnx-project-template are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Image Registration on FPGAs☆21Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆24Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆28Updated 6 years ago
- BlackParrot on Zynq☆47Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated last month
- A OpenCL-based FPGA benchmark suite for HPC☆35Updated 10 months ago
- corundum work on vu13p☆22Updated 2 years ago
- ☆30Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- ☆15Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆27Updated this week
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- ☆15Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- ☆12Updated 8 months ago