Template Repository for Xilinx HLS design flow
☆12Nov 18, 2021Updated 4 years ago
Alternatives and similar repositories for xlnx-project-template
Users that are interested in xlnx-project-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- Polyglot CUDA integration for the GraalVM☆18Apr 6, 2025Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- An awesome curated list of languages and tools to program FPGAs☆75Jun 22, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- ☆10Jan 21, 2018Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Reproduction of the paper SFSRNet: Super-resolution for single-channel Audio Source Separation by me (@arda-num) and @dritx16. Navigate P…☆12Jul 7, 2022Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆42Jun 12, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Jul 22, 2025Updated last year
- A repository to collect coding material for the Polimi's course "Creative Programming and Computing" held by prof. Massimiliano Zanoni in…☆11Dec 11, 2019Updated 6 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 2 months ago
- ☆41Jul 1, 2026Updated 3 weeks ago
- ☆12Oct 29, 2018Updated 7 years ago
- ☆12Sep 25, 2024Updated last year
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- Vectorized Python MIDI IO library☆14Sep 7, 2017Updated 8 years ago
- VHDL functional blocks with their simulations and test sequences☆20Jul 3, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository holds research toward analysis of lost-in-space star identification algorithms in C++.☆20Sep 23, 2019Updated 6 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆23Sep 16, 2021Updated 4 years ago
- Researchers around the world are trying to develop safe and effective vaccines against SARS-CoV-2, the virus that causes COVID-19. Here's…☆12Jun 15, 2021Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Specification of the FMI Layered Standard for XCP☆16Feb 10, 2026Updated 5 months ago
- PyData London 2024 Prefect Workshop☆17Sep 26, 2024Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆11Sep 5, 2017Updated 8 years ago