necst / xlnx-project-templateLinks
Template Repository for Xilinx HLS design flow
☆12Updated 3 years ago
Alternatives and similar repositories for xlnx-project-template
Users that are interested in xlnx-project-template are comparing it to the libraries listed below
Sorting:
- Image Registration on FPGAs☆21Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆24Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- ☆15Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- DaCH: dataflow cache for high-level synthesis.☆19Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆44Updated 3 weeks ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆30Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- ☆87Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- ☆27Updated 5 years ago
- ☆12Updated 6 months ago