necst / xlnx-project-template
Template Repository for Xilinx HLS design flow
☆12Updated 3 years ago
Alternatives and similar repositories for xlnx-project-template:
Users that are interested in xlnx-project-template are comparing it to the libraries listed below
- Image Registration on FPGAs☆20Updated 2 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆31Updated 4 years ago
- ☆23Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆24Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆27Updated 3 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆33Updated 3 years ago
- ☆25Updated 11 months ago
- ☆27Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 11 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆21Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 9 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- DASS HLS Compiler☆27Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆15Updated 4 months ago
- ☆33Updated this week
- ☆3Updated 3 years ago