A repository for exploring LLM-assisted code conversion to TL-Verilog.
☆16Jul 7, 2026Updated 2 months ago
Alternatives and similar repositories for conversion-to-TLV
Users that are interested in conversion-to-TLV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆23Jul 9, 2024Updated 2 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆20Apr 27, 2026Updated 4 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆17Aug 13, 2023Updated 3 years ago
- ☆13May 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated last year
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆11May 30, 2024Updated 2 years ago
- ☆21Updated this week
- BlackParrot on Zynq☆56Jun 17, 2026Updated 3 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last week
- ☆17Jun 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- ☆18Oct 6, 2025Updated 11 months ago
- 2014 UCSC Extension FPGA class☆26Oct 23, 2015Updated 10 years ago
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DIY receiver and senders for sensors based on ESP32 and ATmega328 with 433MHz ASK and LoRa☆10Feb 6, 2025Updated last year
- AES☆16Oct 4, 2022Updated 3 years ago
- An overview of TL-Verilog resources and projects☆91Apr 25, 2026Updated 4 months ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated 2 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆17Nov 21, 2016Updated 9 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Sep 4, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IEEE Executive project for the year 2021-2022☆12Nov 22, 2022Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- ☆16May 8, 2018Updated 8 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- ☆51Feb 7, 2025Updated last year
- How to scale Jitsi to handle 2000+ users across 20 conferences, using terraform + gcp☆18Sep 9, 2020Updated 6 years ago