A repository for exploring LLM-assisted code conversion to TL-Verilog.
☆16Jul 7, 2026Updated 3 months ago
Alternatives and similar repositories for conversion-to-TLV
Users that are interested in conversion-to-TLV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆25Jul 9, 2024Updated 2 years ago
- PMOD PCB with USB-to-UART converter and IMU (MPU-6050, I2C) for FPGAs.☆15Jul 6, 2021Updated 5 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆21Apr 27, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- ☆51Feb 7, 2025Updated last year
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- An overview of TL-Verilog resources and projects☆92Apr 25, 2026Updated 6 months ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- ☆20Oct 23, 2026Updated last week
- ☆17Jun 5, 2025Updated last year
- Deep Neural Operator Frameworks for Solving Parametric PDEs☆14Jul 1, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- hoofpilot is an open-source driver assistance system. hoofpilot offers an intuitive, simple-to-use experience for driver assistance, supp…☆12May 14, 2026Updated 5 months ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 4 months ago
- ☆18Oct 6, 2025Updated last year
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- 2014 UCSC Extension FPGA class☆28Oct 23, 2015Updated 11 years ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆16May 8, 2018Updated 8 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Mirror of Ngspice - automatically updated on a daily basis☆25Updated this week
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- DIY receiver and senders for sensors based on ESP32 and ATmega328 with 433MHz ASK and LoRa☆10Feb 6, 2025Updated last year
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 10 years ago
- The container images of PXE/HTTPBoot Server☆13Dec 26, 2023Updated 2 years ago
- ESnet SmartNIC firmware design repository.☆14Oct 22, 2026Updated last week
- Verilog Language Extension for Visual Studio☆20Sep 8, 2026Updated last month