A repository for exploring LLM-assisted code conversion to TL-Verilog.
☆10Feb 20, 2026Updated last week
Alternatives and similar repositories for conversion-to-TLV
Users that are interested in conversion-to-TLV are comparing it to the libraries listed below
Sorting:
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆15Jul 9, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Uber god-view server and frontend for archived data☆11Sep 19, 2016Updated 9 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆13May 30, 2025Updated 9 months ago
- BlackParrot on Zynq☆50Feb 11, 2026Updated 2 weeks ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Initial Clean Commit☆24Dec 25, 2025Updated 2 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- Tutorials and example code for SAMD21 and SAMD51 microcontrollers☆10Aug 5, 2022Updated 3 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- Digital clock using an e-paper screen☆13Feb 18, 2025Updated last year
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 2 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- ☆14Updated this week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 10 months ago
- ☆14May 8, 2018Updated 7 years ago
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- OWASP Foundation Web Respository☆15Dec 22, 2025Updated 2 months ago
- git presentaion for APT subject CMP26 - 2024☆13Apr 25, 2024Updated last year
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Jan 6, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated last year
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated 7 months ago
- How to scale Jitsi to handle 2000+ users across 20 conferences, using terraform + gcp☆17Sep 9, 2020Updated 5 years ago
- TinyTapeout demo pcb's RP2040 functionality☆18Feb 10, 2026Updated 2 weeks ago
- PMOD PCB with USB-to-UART converter and IMU (MPU-6050, I2C) for FPGAs.☆15Jul 6, 2021Updated 4 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Notebook for land cover classification with UNET☆20Nov 29, 2024Updated last year
- OpenConfig network device bootstrap APIs and services☆24Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- A pure Go IPv6 Router Advertisement library and stand-alone daemon☆16Feb 15, 2026Updated last week
- ☆13May 11, 2022Updated 3 years ago