PandABlocks / PandABlocks-FPGA
VHDL functional blocks with their simulations and test sequences
☆20Updated 2 weeks ago
Alternatives and similar repositories for PandABlocks-FPGA:
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
- A collection of Opal Kelly provided design resources☆16Updated this week
- Repository containing the DSP gateware cores☆12Updated 5 months ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆18Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Extensible FPGA control platform☆57Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 weeks ago
- Fixed-point math library with VHDL, Python and MATLAB support☆20Updated 3 weeks ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆45Updated this week
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆17Updated 3 weeks ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Triple Modular Redundancy☆25Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- ☆33Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆18Updated 9 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆12Updated 2 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week