VHDL functional blocks with their simulations and test sequences
☆20Mar 6, 2026Updated this week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
Sorting:
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- IOC Builder for EPICS and Kubernetes☆13Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- Scanning in the middlelayer, v2☆10Feb 18, 2026Updated 2 weeks ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- A motor control application running in Patmos using the Altera Power Board☆10Mar 15, 2016Updated 9 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- ☆18Jul 6, 2023Updated 2 years ago
- EPICS CA Web Gateway☆17Sep 23, 2025Updated 5 months ago
- tcl scripts used to build or generate vivado projects automatically☆34Jun 30, 2023Updated 2 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 4 months ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Hardware abstraction for bluesky written using asyncio☆23Updated this week
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated this week