PandABlocks / PandABlocks-FPGA
VHDL functional blocks with their simulations and test sequences
☆20Updated this week
Alternatives and similar repositories for PandABlocks-FPGA:
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
- Repository containing the DSP gateware cores☆12Updated 3 months ago
- A collection of Opal Kelly provided design resources☆15Updated 3 months ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- OscillatorIMP ecosystem FPGA IP sources☆26Updated last month
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated 4 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 5 months ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆12Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆18Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- Small footprint and configurable JESD204B core☆40Updated last week
- Extensible FPGA control platform☆55Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- IP Catalog for Raptor.☆10Updated last month
- ☆32Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- ☆30Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆17Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Testbenches for HDL projects☆12Updated this week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆23Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Project in course “FPGA Design for Communication Systems”☆16Updated last year