PandABlocks / PandABlocks-FPGALinks
VHDL functional blocks with their simulations and test sequences
☆21Updated last week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 4 months ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- general-cores☆20Updated 3 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Testbenches for HDL projects☆19Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Open FPGA Modules☆24Updated 10 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 3 weeks ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago