PandABlocks / PandABlocks-FPGA
VHDL functional blocks with their simulations and test sequences
☆18Updated this week
Related projects: ⓘ
- Verilog modules for software-defined radio.☆17Updated 11 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆14Updated last year
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆16Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆18Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 6 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- A collection of Opal Kelly provided design resources☆15Updated last month
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆18Updated 8 years ago
- JESD204b modules in VHDL☆28Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆22Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated last year
- ☆18Updated 3 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆11Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆14Updated last year
- high level VHDL floating point library for synthesis in fpga☆15Updated 2 months ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- Verilog IP Cores & Tests☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Extensible FPGA control platform☆52Updated last year
- Library of reusable VHDL components☆25Updated 6 months ago
- UART to AXI Stream interface written in VHDL☆16Updated last year
- GSI Timing Gateware and Tools☆14Updated this week
- ☆29Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated last week
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆17Updated 4 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆21Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago