VHDL functional blocks with their simulations and test sequences
☆21Sep 10, 2026Updated last week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scanning in the middlelayer, v2☆10Sep 11, 2026Updated last week
- IOC Builder for EPICS and Kubernetes☆14Updated this week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- A motor control application running in Patmos using the Altera Power Board☆10Mar 15, 2016Updated 10 years ago
- Motif Editor and Display Manager☆15Apr 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- epics Qt has been spilt into a number of components. This project provides the framework library and standard widgets.☆23Updated this week
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated last week
- Hardware abstraction for bluesky written using asyncio☆28Updated this week
- ☆20Jul 6, 2023Updated 3 years ago
- The content stored in this repository enables you to integrate with SAP Logistics Business Network (LBN).☆15Jan 12, 2026Updated 8 months ago
- Wrapper to start arbitrary interactive commands in the background, with telnet or Unix domain socket access to stdin/stdout☆27Jun 26, 2026Updated 2 months ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 10 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 13 years ago
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Yocto Meta Layer for RZ/G2☆11Nov 30, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Information for developers☆14Updated this week
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 6 months ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- Diamond's opinionated copier template for pure Python projects managed by uv☆25Updated this week
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- ☆18Sep 16, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- EPICS CA Web Gateway☆17Jun 10, 2026Updated 3 months ago
- source code for China Commun. paper "Multi-Vehicle Cooperative Positioning Based on Edge-Computed Multidimensional Scaling"☆12Dec 31, 2023Updated 2 years ago
- Kubernetes for EPICS IOCs. Documentation for the epics-containers organization☆19Updated this week
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago