PandABlocks / PandABlocks-FPGALinks
VHDL functional blocks with their simulations and test sequences
☆20Updated last week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 3 weeks ago
- Repository containing the DSP gateware cores☆13Updated last week
- GSI Timing Gateware and Tools☆14Updated this week
- VHDL PCIe Transceiver☆30Updated 5 years ago
- general-cores☆21Updated 2 months ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Testbenches for HDL projects☆20Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆11Updated 3 years ago
- IP Catalog for Raptor.☆14Updated 9 months ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆19Updated 3 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago