PandABlocks / PandABlocks-FPGALinks
VHDL functional blocks with their simulations and test sequences
☆20Updated this week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- general-cores☆21Updated 3 months ago
- GSI Timing Gateware and Tools☆14Updated this week
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 months ago
- Testbenches for HDL projects☆21Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆11Updated 3 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆15Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Triple Modular Redundancy☆27Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 9 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆21Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ☆18Updated 5 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆20Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago