PandABlocks / PandABlocks-FPGALinks
VHDL functional blocks with their simulations and test sequences
☆20Updated this week
Alternatives and similar repositories for PandABlocks-FPGA
Users that are interested in PandABlocks-FPGA are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 2 weeks ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- general-cores☆21Updated 4 months ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Repository containing the DSP gateware cores☆14Updated 3 weeks ago
- GSI Timing Gateware and Tools☆14Updated last week
- VHDL PCIe Transceiver☆31Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 4 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 weeks ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Testbenches for HDL projects☆22Updated last week
- JESD204b modules in VHDL☆30Updated 6 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆12Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Triple Modular Redundancy☆27Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- AHB3-Lite to Wishbone Bridge☆13Updated 6 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆21Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- ☆18Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago