A collection of Opal Kelly provided design resources
☆17Nov 7, 2025Updated 3 months ago
Alternatives and similar repositories for design-resources
Users that are interested in design-resources are comparing it to the libraries listed below
Sorting:
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- ☆19Sep 14, 2025Updated 5 months ago
- Hardware Description Language Translator☆18Updated this week
- general-cores☆21Jul 16, 2025Updated 7 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated 2 weeks ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- Repository for FPGA projects☆64Dec 1, 2025Updated 3 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- ☆120Sep 2, 2023Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Triple Modular Redundancy☆29Sep 4, 2019Updated 6 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Updated this week
- ☆12Updated this week
- Python productivity for RFSoC platforms☆89Oct 31, 2025Updated 4 months ago
- Small (Q)SPI flash memory programmer in Verilog☆68Nov 5, 2022Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- development of measurement software for dilution fridge☆19Updated this week
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- A set of guides to help students working on programming projects☆10Apr 24, 2025Updated 10 months ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago