opalkelly-opensource / design-resourcesLinks
A collection of Opal Kelly provided design resources
☆17Updated 2 weeks ago
Alternatives and similar repositories for design-resources
Users that are interested in design-resources are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆20Updated this week
- general-cores☆21Updated 2 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- GSI Timing Gateware and Tools☆14Updated this week
- JESD204b modules in VHDL☆30Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- IP Catalog for Raptor.☆14Updated 9 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Open FPGA Modules☆24Updated 11 months ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last month
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- ☆18Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- ☆17Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆30Updated 8 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 7 months ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- Verilog Repository for GIT☆33Updated 4 years ago