A collection of Opal Kelly provided design resources
☆17Nov 7, 2025Updated 4 months ago
Alternatives and similar repositories for design-resources
Users that are interested in design-resources are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- ☆19Sep 14, 2025Updated 6 months ago
- U-boot source code for i.MX serials boards of MYiR Electronics.☆16Feb 4, 2026Updated last month
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- ☆122Sep 2, 2023Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- A simple implementation of the Modbus protocol written in C. Supports RTU, TCP mode also multiport and CRC check sum.☆16Jan 27, 2020Updated 6 years ago
- This is a open source hardware (and software) RF Signal Generator using readily available off the shelf-components.☆13Nov 25, 2019Updated 6 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- SQRL FK33 board files, example designs and scripts.☆19Nov 7, 2022Updated 3 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 3 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated last month
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Hardware designs for fault detection☆21Apr 13, 2020Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆91Feb 9, 2026Updated last month
- Scripts to parse "citations page" of Google Scholar☆18Oct 8, 2015Updated 10 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago