joelagnel / i2c-masterView external linksLinks
An i2c master controller implemented in Verilog
☆33Jul 26, 2017Updated 8 years ago
Alternatives and similar repositories for i2c-master
Users that are interested in i2c-master are comparing it to the libraries listed below
Sorting:
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 8 months ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Apr 19, 2020Updated 5 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- web scraping with C#,HtmlAgilitypack,HttpClient library☆10Feb 18, 2018Updated 7 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆13May 26, 2017Updated 8 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Oct 13, 2023Updated 2 years ago
- ClickOnce and Visual Studio Installer bootstrapper package for SQL Server 2016 Express LocalDB☆10May 11, 2019Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- A Pretty Printing XML Generator for Common Lisp☆18Jun 11, 2025Updated 8 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆11Jun 8, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- CAN message buffer and protocol library for Duet 3☆11Updated this week
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- External Buildroot tree for STMicroelectronics boards configurations☆11Dec 1, 2025Updated 2 months ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆10Nov 2, 2020Updated 5 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- Calculate Ethernet CRC32/FCS for a captured frame☆12Aug 28, 2019Updated 6 years ago
- Deduplicating File-Copy/Backup Tool (Commandline)☆13Dec 19, 2025Updated last month
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆12Jun 2, 2021Updated 4 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- Monitor esxi hardware metrics output to json☆12May 11, 2018Updated 7 years ago