joelagnel / i2c-masterLinks
An i2c master controller implemented in Verilog
☆31Updated 7 years ago
Alternatives and similar repositories for i2c-master
Users that are interested in i2c-master are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- I2C controller core☆46Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆36Updated 4 years ago
- ☆70Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- AHB3-Lite Interconnect☆89Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- ☆67Updated 3 years ago
- ☆31Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆37Updated last year
- ☆36Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago