An i2c master controller implemented in Verilog
☆37Jul 26, 2017Updated 9 years ago
Alternatives and similar repositories for i2c-master
Users that are interested in i2c-master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆28Mar 9, 2016Updated 10 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆15Dec 5, 2019Updated 6 years ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 7 months ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆11Mar 20, 2026Updated 6 months ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Oct 25, 2022Updated 3 years ago
- The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compr…☆18Oct 23, 2019Updated 6 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆17May 26, 2017Updated 9 years ago
- HAT for Raspberry Pi with TAS5825M stereo amplifier, 30W RMS per channel☆11Apr 16, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- AXI总线连接器☆110Mar 26, 2020Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago