An i2c master controller implemented in Verilog
☆33Jul 26, 2017Updated 8 years ago
Alternatives and similar repositories for i2c-master
Users that are interested in i2c-master are comparing it to the libraries listed below
Sorting:
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Oct 13, 2023Updated 2 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆14May 26, 2017Updated 8 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Documentation for the TULIP4041 DevBoard☆12Feb 25, 2026Updated last week
- ☆12Dec 13, 2020Updated 5 years ago
- ClickOnce and Visual Studio Installer bootstrapper package for SQL Server 2016 Express LocalDB☆10May 11, 2019Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- A Pretty Printing XML Generator for Common Lisp☆18Jun 11, 2025Updated 8 months ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆10Aug 24, 2019Updated 6 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆10Sep 5, 2017Updated 8 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Calculate Ethernet CRC32/FCS for a captured frame☆12Aug 28, 2019Updated 6 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- ☆11Jul 16, 2020Updated 5 years ago
- CAN message buffer and protocol library for Duet 3☆11Feb 24, 2026Updated last week
- External Buildroot tree for STMicroelectronics boards configurations☆11Dec 1, 2025Updated 3 months ago
- Monitor esxi hardware metrics output to json☆12May 11, 2018Updated 7 years ago
- ☆13Jan 22, 2025Updated last year
- hostmot2 firmware for the embedded micro mojo v3 fpga☆11Mar 29, 2020Updated 5 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- KiCad STM32F+Audio Codec PCB Design Project☆13Aug 3, 2021Updated 4 years ago
- A small AVR transforms a PLIP stream into a SLIP stream☆12Jul 1, 2012Updated 13 years ago
- Hardware design for modular CNC controller☆15May 13, 2025Updated 9 months ago