mitya1337 / Simple_I2CLinks
Simple implementation of I2C interface written on Verilog and SystemC
☆44Updated 8 years ago
Alternatives and similar repositories for Simple_I2C
Users that are interested in Simple_I2C are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆75Updated 2 years ago
- Verilog UART☆186Updated 12 years ago
- I2C controller core☆46Updated 2 years ago
- my UVM training projects☆36Updated 6 years ago
- Verilog digital signal processing components☆159Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- AHB3-Lite Interconnect☆95Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Basic RISC-V Test SoC☆159Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- This is the repository for the IEEE version of the book☆75Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago