Simple implementation of I2C interface written on Verilog and SystemC
☆49Aug 26, 2017Updated 8 years ago
Alternatives and similar repositories for Simple_I2C
Users that are interested in Simple_I2C are comparing it to the libraries listed below
Sorting:
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Apr 19, 2020Updated 5 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- ☆11Mar 12, 2024Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Accellera SystemC Releases and Patches☆12Feb 3, 2018Updated 8 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago