mitya1337 / Simple_I2C
Simple implementation of I2C interface written on Verilog and SystemC
☆37Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Simple_I2C
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- UART -> AXI Bridge☆58Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- ☆33Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆40Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆29Updated last year
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- A simple DDR3 memory controller☆51Updated last year
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆14Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆62Updated last year