Simple implementation of I2C interface written on Verilog and SystemC
☆49Aug 26, 2017Updated 8 years ago
Alternatives and similar repositories for Simple_I2C
Users that are interested in Simple_I2C are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last month
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆20Sep 14, 2023Updated 2 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- To design test bench of the APB protocol☆19Dec 30, 2020Updated 5 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Example code for Modern SystemC using Modern C++☆70Nov 14, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆24Nov 13, 2015Updated 10 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Accellera SystemC Releases and Patches☆12Feb 3, 2018Updated 8 years ago
- RISC-V SystemC-TLM simulator☆348Feb 20, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Archives of SystemC from The Ground Up Book Exercises☆34Nov 14, 2022Updated 3 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆70Feb 13, 2025Updated last year
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆19Sep 10, 2025Updated 7 months ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- Brief SystemC getting started tutorial☆96May 3, 2019Updated 6 years ago