lupyuen / fpga_oled_ssd1306Links
FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA
☆14Updated 6 years ago
Alternatives and similar repositories for fpga_oled_ssd1306
Users that are interested in fpga_oled_ssd1306 are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- TangPrimer-25K-example project☆42Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆45Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆17Updated 2 years ago
- Delta Sigma DAC FPGA☆41Updated 4 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ☆34Updated last year
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆79Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- ☆36Updated 9 months ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆36Updated 3 weeks ago
- Portable HyperRAM controller☆55Updated 6 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year