lupyuen / fpga_oled_ssd1306
FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA
☆14Updated 6 years ago
Alternatives and similar repositories for fpga_oled_ssd1306:
Users that are interested in fpga_oled_ssd1306 are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- TangPrimer-25K-example project☆38Updated 4 months ago
- turbo 8051☆28Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- USB Full Speed PHY☆41Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated 11 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- UART 16550 core☆33Updated 10 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- ☆17Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- mystorm sram test☆27Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last week