nmi-leipzig / sim-x-pllLinks
Verilog based simulation modell for 7 Series PLL
☆16Updated 5 years ago
Alternatives and similar repositories for sim-x-pll
Users that are interested in sim-x-pll are comparing it to the libraries listed below
Sorting:
- PicoRV☆44Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆23Updated 4 months ago
- Library of FPGA architectures☆24Updated last week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- RISC-V processor☆32Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆12Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 2 months ago
- ☆18Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago