nmi-leipzig / sim-x-pll
Verilog based simulation modell for 7 Series PLL
☆13Updated 5 years ago
Alternatives and similar repositories for sim-x-pll
Users that are interested in sim-x-pll are comparing it to the libraries listed below
Sorting:
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆18Updated 3 years ago
- ☆22Updated last week
- PicoRV☆44Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- ☆12Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆27Updated 3 months ago
- Library of FPGA architectures☆21Updated last month
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆36Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 4 months ago
- ☆16Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Updated 4 years ago