nmi-leipzig / sim-x-pll
Verilog based simulation modell for 7 Series PLL
☆12Updated 4 years ago
Alternatives and similar repositories for sim-x-pll:
Users that are interested in sim-x-pll are comparing it to the libraries listed below
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆18Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- ☆22Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆27Updated 11 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- gateware for the main fpga, including a hispi decoder and image processing☆12Updated 6 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated 3 weeks ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆11Updated 8 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆38Updated 2 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Atom Hardware IDE☆13Updated 3 years ago