nmi-leipzig / sim-x-pllLinks
Verilog based simulation modell for 7 Series PLL
☆15Updated 5 years ago
Alternatives and similar repositories for sim-x-pll
Users that are interested in sim-x-pll are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆22Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- ☆12Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- Instrumenting adders to measure speed☆13Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- AXI Formal Verification IP☆20Updated 4 years ago
- ☆17Updated 2 years ago
- Bitstream Fault Analysis Tool☆14Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago