nmi-leipzig / sim-x-pllLinks
Verilog based simulation modell for 7 Series PLL
☆17Updated 5 years ago
Alternatives and similar repositories for sim-x-pll
Users that are interested in sim-x-pll are comparing it to the libraries listed below
Sorting:
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- PicoRV☆44Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- mantle library☆44Updated 2 years ago
- ☆23Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Small footprint and configurable JESD204B core☆45Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year