Verilog based simulation modell for 7 Series PLL
☆18May 4, 2020Updated 6 years ago
Alternatives and similar repositories for sim-x-pll
Users that are interested in sim-x-pll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 9 months ago
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated last month
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design files for my 3rd ultrasonic phased array. Will add gerbers etc. as I can guarantee they are correct.☆12Jul 23, 2018Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆26Sep 27, 2018Updated 8 years ago
- not infinite, but huge canvas collaborative vector drawing program☆13Oct 28, 2018Updated 8 years ago
- Test/demo waveform datasets for libscopehal and glscopeclient☆12Oct 5, 2023Updated 3 years ago
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 6 years ago
- WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.☆11Nov 5, 2021Updated 4 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Updated this week
- Nix channel with FPGA development tools☆13Dec 21, 2020Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 6 months ago
- Command line tool to execute jobs in Cirrus CI☆13Aug 31, 2023Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year