复旦数字集成电路设计自动化项目文档
☆11Apr 12, 2025Updated last year
Alternatives and similar repositories for Fudan_Digital_EDA
Users that are interested in Fudan_Digital_EDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice☆13Jan 4, 2025Updated last year
- 一些关于模拟集成电路设计的相关学习文档☆37Mar 3, 2023Updated 3 years ago
- 不围棋c语言实现，大一大作业，关键算法是判断围棋中的气☆10Aug 14, 2020Updated 6 years ago
- EDA claws for analog/digital circuits and device design☆54Sep 26, 2026Updated last month
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 《黑客免杀攻防》一书中的C++壳☆15Apr 12, 2022Updated 4 years ago
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆17Feb 8, 2025Updated last year
- A Simple Way to Eliminate Reward Hacking in GRPO Diffusion Alignment☆21Apr 14, 2026Updated 6 months ago
- 云音乐用户信息可视化☆14Nov 18, 2022Updated 3 years ago
- 北邮数字电路课程FPGA编程实验☆13Dec 4, 2020Updated 5 years ago
- A series of introductory instructional python notebooks, for computational number theory.☆17Feb 12, 2018Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- TaiWei Pin 3D Evaluation flow☆27Updated this week
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆51Jan 1, 2022Updated 4 years ago
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆20May 28, 2026Updated 5 months ago
- ☆24May 6, 2023Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- ☆26Apr 14, 2023Updated 3 years ago
- ☆44Jul 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Swift Reimplementation of DanXi☆36Oct 25, 2026Updated last week
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 6 months ago
- 该库为本人在保研专业课备战期间梳理专业课而制作的一些专业课思维导图文件，现分享给大家，包含了本人在江西理工大学电子科学与技术专业三年总结的课程逻辑学习框架，并结合课 本总结了部分课程思维导图（会持续更新），目前已出电路、模拟电子技术、数字电子技术、模拟集成电路设计、射频电路设…☆82Oct 5, 2022Updated 4 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Homepage built with mkdocs☆35Oct 26, 2026Updated last week
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆34Oct 26, 2023Updated 3 years ago
- 成長駭客/增長黑客(Growth Hacker)學習資源彙總。A collection of growth hacking resources.☆43Nov 12, 2017Updated 8 years ago
- 一站式 Git 与 GitHub 实战指南 | 从入门到精通☆44May 26, 2025Updated last year
- WINDOWS黑客編程技術詳解 [Windows-Hack-Programming backup]☆48May 23, 2019Updated 7 years ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 3 years ago