Lightweight Chisel template
☆13May 30, 2020Updated 6 years ago
Alternatives and similar repositories for chisel-template-lite
Users that are interested in chisel-template-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Sep 24, 2024Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆18Nov 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- Debian10-Linux4.19 Hook sys_call_table By IDT☆11May 9, 2020Updated 6 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Adds support for anchors and table of contents to Markdown.☆12Oct 14, 2026Updated 2 weeks ago
- ☆12May 20, 2021Updated 5 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated 2 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- A simple flutter application using dart ffi and C++ class☆12Dec 21, 2020Updated 5 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 7 years ago
- Some design patterns implements in C++.☆10Aug 14, 2024Updated 2 years ago
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- ☆17Sep 4, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆16Jul 20, 2023Updated 3 years ago
- A list of ICs and IPs for AI, Machine Learning and Deep Learning.☆24Aug 19, 2018Updated 8 years ago
- An example of how How to access native libraries in Flutter using Dart FFI☆14Jan 25, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆12May 15, 2017Updated 9 years ago
- Python bindings for the Dynamic Animation and Robotics Toolkit☆16Oct 20, 2018Updated 8 years ago
- Automatically exported from code.google.com/p/ftke☆18Dec 3, 2015Updated 10 years ago
- A dependently-typed programming language implemented in Python by AI (Claude Code).☆10Jun 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A command that to read novel on terminal.☆10Sep 23, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 8 years ago
- ☆14Nov 7, 2014Updated 11 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- Tutorial: www.BLCKBIRDS.com☆12Jan 25, 2020Updated 6 years ago