edwardcwang / chisel-template-liteLinks
Lightweight Chisel template
☆13Updated 5 years ago
Alternatives and similar repositories for chisel-template-lite
Users that are interested in chisel-template-lite are comparing it to the libraries listed below
Sorting:
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Coarse Grained Reconfigurable Array☆20Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 5 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- ☆82Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- A Hardware Construct Language☆44Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated this week
- RISC-V processor model☆11Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- RISC-V Virtual Prototype☆182Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A Tiny Processor Core☆114Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Next generation CGRA generator☆118Updated this week
- Useful utilities for BAR projects☆32Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago