edwardcwang / chisel-template-liteLinks
Lightweight Chisel template
☆13Updated 5 years ago
Alternatives and similar repositories for chisel-template-lite
Users that are interested in chisel-template-lite are comparing it to the libraries listed below
Sorting:
- Coarse Grained Reconfigurable Array☆20Updated 2 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- ☆80Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Ariane is a 6-stage RISC-V CPU☆145Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 10 months ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISC-V System on Chip Template☆159Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 8 months ago