edwardcwang / chisel-template-liteLinks
Lightweight Chisel template
☆13Updated 5 years ago
Alternatives and similar repositories for chisel-template-lite
Users that are interested in chisel-template-lite are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- Coarse Grained Reconfigurable Array☆20Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- QEMU libsystemctlm-soc co-simulation demos.☆159Updated 8 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RISC-V Virtual Prototype☆183Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- A dynamic verification library for Chisel.☆160Updated last year
- Provides various testers for chisel users☆100Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 9 months ago
- ☆82Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISCV lock-step checker based on Spike☆14Updated 2 weeks ago
- Next generation CGRA generator☆118Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆123Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago