☆48Oct 26, 2015Updated 10 years ago
Alternatives and similar repositories for autopiper
Users that are interested in autopiper are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Forth for RISC-V SBCs☆33Aug 2, 2025Updated 7 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- bytes::BufMut implementation to count buffer size☆25Feb 16, 2026Updated 2 weeks ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Forth for ESP-8266☆58May 2, 2016Updated 9 years ago
- RISC-V Online Help☆36Aug 13, 2025Updated 6 months ago
- Daily Generated Relative Strength Stocks Output☆12Updated this week
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- An address component tagger based on statistical natural language processing techniques☆11Apr 17, 2014Updated 11 years ago
- ☆10Oct 11, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Cannabis strain information☆10Feb 20, 2016Updated 10 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆83Jul 11, 2024Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- ☆13Jan 13, 2020Updated 6 years ago
- Pivotal GemFire XD☆13Nov 18, 2020Updated 5 years ago
- ☆10Jun 28, 2017Updated 8 years ago
- FFI-based byte buffers for Idris☆10Jun 21, 2019Updated 6 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- HBase Thrift interface for Ruby☆34Jul 20, 2012Updated 13 years ago
- A domain name typo finder to determine typos of a domain name.☆15Mar 18, 2013Updated 12 years ago
- ☆11Dec 10, 2015Updated 10 years ago
- Airfoil Library created with Xoptfoil2☆11Jan 10, 2026Updated last month
- An open source light-weight OS X twitter client based on jQuery and Fluid (deprecated!)☆61Dec 24, 2012Updated 13 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- Another (simplified) reimplementation of financial contract combinator library. Refer to "How to write a financial contract" by S.L. Peyt…☆11Jul 1, 2019Updated 6 years ago
- ☆24Updated this week
- Record and play the results of monadic actions☆13Mar 18, 2018Updated 7 years ago