☆18Jun 12, 2023Updated 3 years ago
Alternatives and similar repositories for 100-Days-of-RTL
Users that are interested in 100-Days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆119Dec 24, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- Open Source VLSI Tools☆32Feb 6, 2021Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆121Jul 9, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Oct 20, 2025Updated 7 months ago
- ☆17Sep 16, 2022Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 6 months ago
- ☆24Nov 11, 2025Updated 7 months ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- ☆18Apr 8, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Oct 16, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- JTAG Test Access Port (TAP)☆39Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 5 months ago
- ☆25Feb 26, 2024Updated 2 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆49Aug 29, 2019Updated 6 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- ☆45Jul 20, 2023Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆67Sep 30, 2023Updated 2 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago