☆18Jun 12, 2023Updated 2 years ago
Alternatives and similar repositories for 100-Days-of-RTL
Users that are interested in 100-Days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆119Dec 24, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- ☆19Oct 20, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Sep 16, 2022Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 5 months ago
- ☆24Nov 11, 2025Updated 5 months ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- ☆16Apr 8, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- JTAG Test Access Port (TAP)☆39Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- ☆24Nov 4, 2023Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆26Jun 4, 2024Updated last year
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆38Feb 6, 2019Updated 7 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆61Sep 30, 2023Updated 2 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- A DeepStack custom model for detecting common objects in dark/night images and videos.☆124May 12, 2021Updated 4 years ago
- Verification IP for APB protocol☆77Dec 18, 2020Updated 5 years ago
- Verilog/SystemVerilog Guide☆87Jan 4, 2024Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆142Apr 3, 2020Updated 6 years ago
- Simple 3-stage pipeline RISC-V processor☆148Feb 24, 2026Updated 2 months ago