☆18Jun 12, 2023Updated 2 years ago
Alternatives and similar repositories for 100-Days-of-RTL
Users that are interested in 100-Days-of-RTL are comparing it to the libraries listed below
Sorting:
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆116Dec 24, 2023Updated 2 years ago
- Open Source VLSI Tools☆27Feb 6, 2021Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- ☆14Sep 16, 2022Updated 3 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆18Nov 11, 2025Updated 3 months ago
- ☆23Nov 4, 2023Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 5 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- JTAG Test Access Port (TAP)☆37Jul 17, 2014Updated 11 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- ☆44Jul 20, 2023Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆58Sep 30, 2023Updated 2 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Verification IP for APB protocol☆73Dec 18, 2020Updated 5 years ago