mehwish411 / 5-Staged-Pipelined-RISC-V-32I-Processor
5 stage pipeline implementation of RISC-V 32I Processor.
☆10Updated 4 months ago
Alternatives and similar repositories for 5-Staged-Pipelined-RISC-V-32I-Processor:
Users that are interested in 5-Staged-Pipelined-RISC-V-32I-Processor are comparing it to the libraries listed below
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 7 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Architectural design of data router in verilog☆29Updated 5 years ago
- ☆16Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆108Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- ☆17Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 10 months ago
- ☆14Updated last year
- ☆10Updated 2 years ago
- ☆15Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆22Updated last year
- ☆12Updated last month
- ☆39Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Trying to get a new skill☆21Updated 2 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 11 months ago
- ☆14Updated last year
- Lecture about FIR filter on an FPGA☆11Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- UART implementation using verilog☆16Updated 2 years ago
- ☆10Updated last year