☆15Jul 30, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-core
Users that are interested in RISC-V-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆10May 18, 2021Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Assembly samples for stm32☆12Apr 5, 2020Updated 5 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- ☆18Nov 11, 2025Updated 4 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- ☆24Dec 3, 2021Updated 4 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- A simple RISC-V CPU written in Verilog.☆72Mar 16, 2026Updated last week
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- Use fx-9860 series calculator as a keyboard for computer.☆13Apr 20, 2021Updated 4 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 4 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆13Sep 1, 2024Updated last year
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 5 years ago
- ☆16Jan 1, 2023Updated 3 years ago
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆15Jun 28, 2025Updated 8 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- ☆47Nov 23, 2023Updated 2 years ago
- ☆18Jul 5, 2023Updated 2 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆30Dec 12, 2021Updated 4 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- noiseless/nonnegative sparse recovery and feature retrieval via compressed sensing☆39May 8, 2018Updated 7 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- Verilog implementation of pipelined cpu☆12Feb 8, 2021Updated 5 years ago
- ☆14Dec 15, 2025Updated 3 months ago
- Code files that accompany my Substack posts☆24Feb 25, 2026Updated 3 weeks ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago