☆18Jul 30, 2021Updated 5 years ago
Alternatives and similar repositories for RISC-V-core
Users that are interested in RISC-V-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 3 months ago
- Understanding Physical Verification using open source tools such as Magic and Netgen☆12Oct 18, 2022Updated 4 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆12May 18, 2021Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- ☆17Mar 22, 2021Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- The official code and model for ACL 2023 paper 'mCLIP: Multilingual CLIP via Cross-lingual Transfer'☆10Jan 23, 2024Updated 2 years ago
- Create a Mahjong Game with Python☆13Jan 4, 2025Updated last year
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- A simple UVM project. The DUT(RTL) is a simple amplifier.☆10Sep 28, 2022Updated 4 years ago
- A mod to export a BeamNG.drive replay as a sequence of glTF files☆12Jan 23, 2026Updated 9 months ago
- ☆25Dec 3, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Board repository for the Arty Z7☆14Aug 21, 2017Updated 9 years ago
- ☆26Nov 11, 2025Updated 11 months ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Use fx-9860 series calculator as a keyboard for computer.☆14Apr 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- noiseless/nonnegative sparse recovery and feature retrieval via compressed sensing☆39May 8, 2018Updated 8 years ago
- ☆52Nov 23, 2023Updated 2 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 6 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆22Nov 20, 2025Updated 11 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆34Aug 28, 2024Updated 2 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- ☆17Jul 5, 2023Updated 3 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- ☆17Jul 14, 2024Updated 2 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago