☆16Jul 30, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-core
Users that are interested in RISC-V-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 10 months ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆33Jan 15, 2026Updated 4 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆24Nov 11, 2025Updated 7 months ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆20Updated this week
- ☆24Dec 3, 2021Updated 4 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆28Aug 28, 2024Updated last year
- ☆20Jul 12, 2024Updated last year
- A simple RISC-V CPU written in Verilog.☆70Mar 16, 2026Updated 2 months ago
- Use fx-9860 series calculator as a keyboard for computer.☆13Apr 20, 2021Updated 5 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 6 years ago
- ☆16Jan 1, 2023Updated 3 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- ☆50Nov 23, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 5, 2023Updated 2 years ago
- Official implementation of CVPR 2025 paper "MOVIS: Enhancing Multi-Object Novel View Synthesis for Indoor Scenes"☆31Feb 24, 2025Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 9 months ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- opensource EDA tool flor VLSI design☆37Sep 17, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- ☆14Dec 15, 2025Updated 5 months ago
- ☆20Apr 19, 2024Updated 2 years ago
- ☆30Mar 21, 2018Updated 8 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago