☆15Jul 30, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-core
Users that are interested in RISC-V-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Assembly samples for stm32☆12Apr 5, 2020Updated 6 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated 2 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- ☆23Nov 11, 2025Updated 5 months ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- ☆24Dec 3, 2021Updated 4 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- ☆19Jul 12, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- A simple RISC-V CPU written in Verilog.☆68Mar 16, 2026Updated 3 weeks ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 4 years ago
- A feature rich Nano-ITX carrier board for holding the upgradable MU module☆16Sep 1, 2024Updated last year
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 5 years ago
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆15Jun 28, 2025Updated 9 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- It's a tool for monitoring system resources(CPU, Memory, Network) of Linux. (Windows UI in WPF, Server in C++)☆24Nov 3, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 7 months ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- ☆14Dec 15, 2025Updated 3 months ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- Code files that accompany my Substack posts☆25Mar 30, 2026Updated last week
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- I2C Master Verilog module☆37Jun 1, 2025Updated 10 months ago
- ☆20Apr 19, 2024Updated last year
- ☆30Mar 21, 2018Updated 8 years ago
- A simulator for 8051 microcontroller☆15Oct 24, 2023Updated 2 years ago
- Optimize tensor program fast with Felix, a gradient descent autotuner.☆33Mar 5, 2026Updated last month
- Text editor with line counter and syntax highlighting☆16Oct 21, 2023Updated 2 years ago
- ☆14Jul 5, 2019Updated 6 years ago