chennakeshavadasa / Miller-Compensated-Two-stage-OPAMP-using-SKY130PDKLinks
Design of miller compensated 2 stage opamp using open source SKY130PDK
☆13Updated 6 months ago
Alternatives and similar repositories for Miller-Compensated-Two-stage-OPAMP-using-SKY130PDK
Users that are interested in Miller-Compensated-Two-stage-OPAMP-using-SKY130PDK are comparing it to the libraries listed below
Sorting:
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 5 months ago
- ☆83Updated 11 months ago
- ☆114Updated last month
- Solve one design problem each day for a month☆49Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆69Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- ☆15Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆15Updated last year
- SG13G2_ASIC-Design-Template☆15Updated last month
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆19Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- A python3 gm/ID starter kit☆59Updated 3 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆52Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago