ethanelle / Branch-PredictorsLinks
A branch predictor simulator in C++ that tests 6 different types of branch predictors.
☆13Updated 7 years ago
Alternatives and similar repositories for Branch-Predictors
Users that are interested in Branch-Predictors are comparing it to the libraries listed below
Sorting:
- Cohort Project☆19Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 3 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- Championship Branch Prediction 2025☆67Updated 7 months ago
- SimpleScalar version 3.0 (official repository)☆57Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆106Updated 4 months ago
- ☆108Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- A simulator integrates ChampSim and Ramulator.☆19Updated 4 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- ☆41Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆14Updated 7 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- A heterogeneous architecture timing model simulator.☆173Updated 3 months ago
- ☆65Updated 8 months ago
- ☆37Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated 4 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago