ethanelle / Branch-PredictorsLinks
A branch predictor simulator in C++ that tests 6 different types of branch predictors.
☆13Updated 7 years ago
Alternatives and similar repositories for Branch-Predictors
Users that are interested in Branch-Predictors are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆172Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Cohort Project☆17Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- Heterogeneous simulator for DECADES Project☆32Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- ☆62Updated 3 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆92Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆33Updated 4 months ago
- ☆46Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Championship Branch Prediction 2025☆51Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- CGRA framework with vectorization support.☆34Updated last week
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆62Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago