opensource EDA tool flor VLSI design
☆38Sep 17, 2023Updated 2 years ago
Alternatives and similar repositories for edaBundle_whyRD
Users that are interested in edaBundle_whyRD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14May 11, 2022Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆129May 14, 2022Updated 4 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆28Jun 4, 2024Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆26Jun 27, 2025Updated last year
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆24Feb 10, 2024Updated 2 years ago
- ☆25Nov 11, 2025Updated 8 months ago
- Semiconductor Packaging Fundamentals☆36May 19, 2025Updated last year
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 7 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆47Jul 29, 2024Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆31Aug 28, 2024Updated last year
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆25May 17, 2026Updated 2 months ago
- A 30 day Web Development bootcamp organised by TinkerHubs of UCEK, CET, LBSITW, CEC, GCEB and TKMCE☆17May 26, 2023Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆169Apr 1, 2026Updated 3 months ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- ⭐ A curated list of my GitHub starred repos, daily updates☆16Sep 28, 2024Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆175Nov 2, 2020Updated 5 years ago
- ☆17Jul 30, 2021Updated 4 years ago
- Altium Project☆16Sep 17, 2024Updated last year
- Trying to get a new skill☆38Dec 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 2 years ago
- ☆11Mar 4, 2022Updated 4 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆69Updated this week
- ☆15Nov 30, 2023Updated 2 years ago
- ☆21Nov 8, 2025Updated 8 months ago