rajdeep66 / edaBundle_whyRD
opensource EDA tool flor VLSI design
☆32Updated last year
Alternatives and similar repositories for edaBundle_whyRD:
Users that are interested in edaBundle_whyRD are comparing it to the libraries listed below
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- ☆15Updated 2 years ago
- ☆14Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- ☆16Updated 9 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- Trying to get a new skill☆22Updated 3 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆17Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆18Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 8 months ago
- ☆109Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆12Updated 3 months ago
- ☆16Updated last year
- ☆22Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 11 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago
- ☆12Updated 3 weeks ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆16Updated last year
- ☆40Updated last year
- ☆17Updated last year
- UART implementation using verilog☆18Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆10Updated 2 years ago