Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) QSPI Flash | 4-stage pipeline
☆13Sep 18, 2025Updated 5 months ago
Alternatives and similar repositories for Quantized_Neural_Network_on_RISC-V
Users that are interested in Quantized_Neural_Network_on_RISC-V are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- mobTrack - IMU Position Tracking - "First of its very kind" - Unlock accurate position tracking on your device with mobTrack. Experience …☆26Jun 18, 2024Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- The GATE EC Preparation Repository provides comprehensive study materials, including handbooks, formula books, solved papers (2010-2024),…☆28Jul 18, 2025Updated 7 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- Cross Platform CLI Tool For API Testing☆16Jul 28, 2025Updated 7 months ago
- ☆13Sep 29, 2024Updated last year
- Convolution Demo Tool (Continuous Time)☆12Mar 1, 2019Updated 7 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 3 weeks ago
- ☆16Mar 27, 2024Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- Simple Azure Virtual Machines Manager☆10Dec 29, 2015Updated 10 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Skype Code Samples, including ChatGPT, GPT3.5, GPT-4 powered bots☆13May 10, 2024Updated last year
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- CISSP®️ Certification Domain 3: Security Architecture and Engineering Video Boot Camp 2020, published by Packt☆10Jan 18, 2023Updated 3 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 6 months ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 weeks ago
- Notes for my CISSP study☆10Aug 5, 2022Updated 3 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- ☆18Nov 11, 2025Updated 3 months ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- DocFetcher in PortableApps.com Format☆17Jan 28, 2026Updated last month
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- A collection of ROS 2 packages for autonomous systems, supporting self-driving cars, mobile robots, quadcopters, and other robotic platfo…☆28Jan 17, 2026Updated last month
- My Personal Timeline/Roadmap to becoming a FullStack Web Developer☆19Jan 26, 2026Updated last month
- Course material for Purdue ECE57000 Artificial Intelligence☆16Nov 8, 2018Updated 7 years ago
- A summary of the Arcadia model-based systems engineering method☆18Apr 24, 2021Updated 4 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- Bidirectional 2D draining of water particles☆42Jul 13, 2014Updated 11 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆23Aug 28, 2024Updated last year
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Aug 21, 2018Updated 7 years ago
- Fun with UIGestureRecognizers☆163Aug 14, 2013Updated 12 years ago
- Statistical Uncertainty Learning for Robust Visual-Inertial State Estimation☆44Oct 3, 2025Updated 5 months ago