Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) QSPI Flash | 4-stage pipeline
☆12Sep 18, 2025Updated 6 months ago
Alternatives and similar repositories for Quantized_Neural_Network_on_RISC-V
Users that are interested in Quantized_Neural_Network_on_RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- Cross Platform CLI Tool For API Testing☆16Jul 28, 2025Updated 7 months ago
- The GATE EC Preparation Repository provides comprehensive study materials, including handbooks, formula books, solved papers (2010-2024),…☆31Jul 18, 2025Updated 8 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- mobTrack - IMU Position Tracking - "First of its very kind" - Unlock accurate position tracking on your device with mobTrack. Experience …☆26Jun 18, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Sep 29, 2024Updated last year
- Embedded Systems Learning Hub: A step-by-step journey from basics to advanced, with daily content, hands-on projects, and community-drive…☆15Dec 15, 2025Updated 3 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆18Nov 11, 2025Updated 4 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆18Oct 19, 2024Updated last year
- READMEasy is a user-friendly web platform that empowers you to generate comprehensive and engaging README files for your software project…☆17Jan 22, 2025Updated last year
- Statistical Uncertainty Learning for Robust Visual-Inertial State Estimation☆44Oct 3, 2025Updated 5 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆23Sep 4, 2025Updated 6 months ago
- ☆16Mar 27, 2024Updated last year
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated last month
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- Skype Code Samples, including ChatGPT, GPT3.5, GPT-4 powered bots☆13May 10, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple Azure Virtual Machines Manager☆10Dec 29, 2015Updated 10 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago
- A collection of ROS 2 packages for autonomous systems, supporting self-driving cars, mobile robots, quadcopters, and other robotic platfo…☆30Jan 17, 2026Updated 2 months ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- Course material for Purdue ECE57000 Artificial Intelligence☆16Nov 8, 2018Updated 7 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- This repository contains the basic repository structure for machine learning projects based on Azure technologies (Azure ML and Azure Dev…☆33Jan 6, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 10 Gigabit Ethernet MAC Core UVM Verification☆18Oct 5, 2023Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆36Apr 13, 2024Updated last year
- MAX2871 based RF Signal Generator in an Adafruit Feather Form Factor☆50May 30, 2020Updated 5 years ago