ShekharShwetank / Quantized_Neural_Network_on_RISC-VLinks
Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) QSPI Flash | 4-stage pipeline
☆14Updated 2 months ago
Alternatives and similar repositories for Quantized_Neural_Network_on_RISC-V
Users that are interested in Quantized_Neural_Network_on_RISC-V are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 11 months ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- Trying to get a new skill☆27Updated 10 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 11 months ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆15Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆29Updated last year
- ☆19Updated last week
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- ☆44Updated 2 years ago
- ☆117Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆19Updated last year
- ☆13Updated last year
- A textbook on understanding system on chip design☆55Updated 5 months ago
- ☆43Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- VHDL course at Brno University of Technology☆123Updated 6 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- ☆22Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆14Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆23Updated 8 months ago
- ☆17Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated last month
- ☆13Updated 7 months ago
- ☆37Updated 4 months ago