sfmth / OpenSpike
Fully opensource spiking neural network accelerator
☆130Updated last year
Related projects ⓘ
Alternatives and complementary repositories for OpenSpike
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆162Updated 5 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆144Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 9 months ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆35Updated 8 months ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- ☆23Updated 2 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆109Updated last year
- ☆87Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆33Updated 6 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆19Updated last year
- IC implementation of TPU☆86Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- ☆41Updated 9 months ago
- ☆17Updated 3 years ago
- ☆13Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago