sfmth / OpenSpike
Fully opensource spiking neural network accelerator
☆140Updated 2 years ago
Alternatives and similar repositories for OpenSpike:
Users that are interested in OpenSpike are comparing it to the libraries listed below
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆46Updated last year
- ☆24Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆183Updated 6 years ago
- Spiking Neural Network RTL Implementation☆55Updated 3 years ago
- ☆17Updated 2 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆161Updated last year
- ☆46Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated 2 months ago
- ☆88Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆54Updated last year
- FPGA Design of a Spiking Neural Network.☆38Updated 11 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last month
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆60Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 2 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆117Updated 5 years ago