sfmth / OpenSpikeLinks
Fully opensource spiking neural network accelerator
☆152Updated 2 years ago
Alternatives and similar repositories for OpenSpike
Users that are interested in OpenSpike are comparing it to the libraries listed below
Sorting:
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆185Updated 6 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆170Updated last year
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- ☆25Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆89Updated 5 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆38Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆66Updated 2 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆122Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- IC implementation of TPU☆124Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- ☆22Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆179Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆40Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆37Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆69Updated 2 weeks ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆47Updated last year
- Verilog implementation of Softmax function☆67Updated 2 years ago