sfmth / OpenSpikeLinks
Fully opensource spiking neural network accelerator
☆162Updated 2 years ago
Alternatives and similar repositories for OpenSpike
Users that are interested in OpenSpike are comparing it to the libraries listed below
Sorting:
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆28Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆207Updated 6 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆60Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆61Updated last year
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- ☆96Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated 2 weeks ago
- ☆53Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆192Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆44Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆74Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆160Updated 2 years ago
- IC implementation of TPU☆134Updated 5 years ago
- ☆61Updated 5 years ago
- ☆17Updated 4 years ago
- Verilog implementation of Softmax function☆75Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆169Updated last year