Alternatives and similar repositories for OpenSpike:

Users that are interested in OpenSpike are comparing it to the libraries listed below

• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆55Updated 2 years ago
• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆82Updated 3 years ago
• jeshraghian / snn-accelerator
  ☆24Updated 2 years ago
• open-neuromorphic / fpga-snntorch
  Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.
  ☆45Updated last year
• ChFrenkel / ODIN
  ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆178Updated 5 years ago
• coreylammie / TCAS-STDP
  IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures
  ☆26Updated 5 years ago
• CestSansImportance / SNN-FPGA
  Spiking Neural Network RTL Implementation
  ☆53Updated 3 years ago
• jerry-D / HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine
  HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…
  ☆58Updated last month
• oshears / fpga_snn_models
  A repository FPGA-friendly SNN models
  ☆32Updated 4 years ago
• YucanLiu / VLSI_SNN
  A Spiking Neuron Network Project in Verilog Implementation
  ☆21Updated 6 years ago
• open-neuromorphic / awesome-neuromorphic-hw
  Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.
  ☆160Updated last year
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆33Updated 5 years ago
• UA-RCL / RANC
  ☆45Updated last year
• smilies-polito / Spiker
  ☆16Updated last month
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆55Updated 3 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆75Updated last month
• edabk-hust / edabk_brain_soc
  A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …
  ☆53Updated last year
• rafamedina97 / FPGA_SNN_STDP
  FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks
  ☆35Updated 4 years ago
• Marco-Winzker / Spiking_NN_RGB_FPGA
  FPGA Design of a Spiking Neural Network.
  ☆38Updated 10 months ago
• jeshraghian / ESSCIRC23-os-neuromorphic-tutorial
  Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
  ☆23Updated last year
• snagiri / CSE237D-PYNQ-SNN-Accelerator
  Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
  ☆36Updated 5 years ago
• OpenHEC / SNN-simulator-on-PYNQcluster
  ☆89Updated 5 years ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆49Updated 4 years ago
• metr0jw / Spiking-Neural-Network-on-FPGA
  Leaky Integrate and Fire (LIF) model implementation for FPGA
  ☆57Updated last year
• nikitabuzov / SpikingNeuralNet
  Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
  ☆15Updated 4 years ago
• clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
  A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
  ☆18Updated 5 years ago
• ncsu-eda / FreePDK3
  ☆139Updated 3 years ago
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• weierwan / Neurram_48core
  Verilog and Python drivers and APIs for Neurram 48-core chip
  ☆35Updated 2 years ago
• embedeep / FREE-TPU-V3plus-for-FPGA
  FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
  ☆141Updated last year