alfikpl / ao486Links
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
☆373Updated 10 years ago
Alternatives and similar repositories for ao486
Users that are interested in ao486 are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆398Updated last year
- Open source implementation of a x86 processor☆321Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- NES in Verilog☆197Updated 4 years ago
- A Verilog HDL model of the MOS 6502 CPU☆341Updated 2 years ago
- FPGA-based Nintendo Entertainment System Emulator☆269Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- GPL v3 2D/3D graphics engine in verilog☆666Updated 10 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆238Updated 6 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆142Updated last year
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- ☆247Updated 2 years ago
- The Zylin ZPU☆243Updated 10 years ago
- Small footprint and configurable DRAM core☆415Updated last week
- A tiny Open POWER ISA softcore written in VHDL 2008☆686Updated last month
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆146Updated 8 years ago
- Reverse engineering the XC2064 FPGA☆74Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Linux on LiteX-VexRiscv☆637Updated this week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- RISC-V CPU Core☆327Updated 11 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆108Updated 5 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆154Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- Small footprint and configurable PCIe core☆550Updated last week
- Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer☆379Updated 3 months ago
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆155Updated 4 years ago
- OpenRISC 1200 implementation☆169Updated 9 years ago