alfikpl / ao486
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
☆368Updated 10 years ago
Alternatives and similar repositories for ao486:
Users that are interested in ao486 are comparing it to the libraries listed below
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆390Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆68Updated 8 years ago
- Open source implementation of a x86 processor☆319Updated 7 years ago
- A Verilog HDL model of the MOS 6502 CPU☆341Updated 2 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆123Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆665Updated 10 years ago
- FPGA-based Nintendo Entertainment System Emulator☆269Updated last year
- NES in Verilog☆194Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆235Updated 6 years ago
- Small footprint and configurable DRAM core☆403Updated 3 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- Reverse engineering the XC2064 FPGA☆74Updated 3 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- Linux on LiteX-VexRiscv☆627Updated 3 weeks ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆350Updated 7 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆154Updated 5 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆140Updated 5 months ago
- ☆247Updated 2 years ago
- Pano Logic G2 Reverse Engineering Project☆140Updated 3 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆245Updated 6 years ago
- PDP-11/70 CPU core and SoC☆122Updated 10 months ago
- Small footprint and configurable PCIe core☆537Updated last week
- The Zylin ZPU☆243Updated 9 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆140Updated 11 months ago
- Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer☆375Updated last month
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆528Updated 3 weeks ago
- OpenRISC 1200 implementation☆164Updated 9 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆144Updated 8 years ago