alfikpl / ao486Links
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
☆386Updated 11 years ago
Alternatives and similar repositories for ao486
Users that are interested in ao486 are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆403Updated last year
- Open source implementation of a x86 processor☆327Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 8 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 3 weeks ago
- A Verilog HDL model of the MOS 6502 CPU☆354Updated 2 years ago
- FPGA-based Nintendo Entertainment System Emulator☆268Updated last year
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆245Updated 6 years ago
- NES in Verilog☆201Updated 2 months ago
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- GPL v3 2D/3D graphics engine in verilog☆678Updated 11 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆149Updated 9 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆146Updated 3 weeks ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- ☆247Updated 3 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆229Updated 7 months ago
- The Zylin ZPU☆244Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆311Updated 2 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆146Updated 2 weeks ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Small footprint and configurable DRAM core☆444Updated this week
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- A Video display simulator☆173Updated 5 months ago
- Pano Logic G2 Reverse Engineering Project☆145Updated 4 years ago
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆160Updated 5 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆699Updated last week
- Small footprint and configurable PCIe core☆593Updated this week
- public domain tools for FPGAs☆330Updated 8 years ago