Alternatives and similar repositories for ao486:

Users that are interested in ao486 are comparing it to the libraries listed below

• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆389Updated last year
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆320Updated 6 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆68Updated 8 years ago
• brianbennett / fpga_nes
  FPGA-based Nintendo Entertainment System Emulator
  ☆268Updated last year
• strigeus / fpganes
  NES in Verilog
  ☆193Updated 3 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated last year
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆401Updated 2 months ago
• zylin / zpu
  The Zylin ZPU
  ☆243Updated 9 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated last week
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆140Updated 11 months ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆664Updated 10 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆123Updated 9 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆525Updated this week
• ZipCPU / vgasim
  A Video display simulator
  ☆164Updated 8 months ago
• alfikpl / aoR3000
  The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…
  ☆42Updated 10 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆622Updated this week
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆145Updated 8 years ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆235Updated 6 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆344Updated 7 years ago
• openpower-cores / a2i
  ☆246Updated 2 years ago
• shirriff / xc2064
  Reverse engineering the XC2064 FPGA
  ☆74Updated 3 years ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆118Updated 3 years ago
• gdevic / A-Z80
  An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs
  ☆152Updated 4 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆154Updated 5 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆304Updated last year
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆110Updated 6 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆165Updated 9 years ago
• TimRudy / ice-chips-verilog
  IceChips is a library of all common discrete logic devices in Verilog
  ☆140Updated 4 months ago