amaranth-lang / amaranth-stdioLinks
Industry standard I/O for Amaranth HDL
☆29Updated 10 months ago
Alternatives and similar repositories for amaranth-stdio
Users that are interested in amaranth-stdio are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- 妖刀夢渡☆59Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Board definitions for Amaranth HDL☆118Updated 4 months ago
- An FPGA reverse engineering and documentation project☆52Updated last week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆44Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- Exploring gate level simulation☆58Updated 3 months ago
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- PicoRV☆44Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- ☆64Updated 5 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Project Trellis database☆13Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆42Updated 7 months ago