amaranth-lang / amaranth-stdioLinks
Industry standard I/O for Amaranth HDL
☆28Updated 9 months ago
Alternatives and similar repositories for amaranth-stdio
Users that are interested in amaranth-stdio are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆91Updated 9 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- An FPGA reverse engineering and documentation project☆48Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- 妖刀夢渡☆59Updated 6 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated 3 weeks ago
- Exploring gate level simulation☆58Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 weeks ago
- ☆22Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- PicoRV☆44Updated 5 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 weeks ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Project Trellis database☆13Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Awesome projects using the Amaranth HDL☆17Updated 5 months ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- End-to-end synthesis and P&R toolchain☆85Updated this week
- LiteX LUNA USB stack integration☆14Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago