amaranth-lang / amaranth-stdioLinks
Industry standard I/O for Amaranth HDL
☆28Updated 7 months ago
Alternatives and similar repositories for amaranth-stdio
Users that are interested in amaranth-stdio are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- ☆22Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 weeks ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- An FPGA reverse engineering and documentation project☆46Updated last week
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆41Updated last week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- ☆44Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Project Trellis database☆13Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆35Updated 4 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- My pergola FPGA projects☆30Updated 3 years ago