bl0x / learn-fpga-amaranth
Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆102Updated 9 months ago
Alternatives and similar repositories for learn-fpga-amaranth:
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below
- Naive Educational RISC V processor☆80Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆75Updated this week
- Example LED blinking project for your FPGA dev board of choice☆174Updated 2 months ago
- ☆108Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆80Updated this week
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- A pipelined RISC-V processor☆55Updated last year
- CoreScore☆149Updated 2 months ago
- RISC-V Nox core☆62Updated last month
- ☆77Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆95Updated last month
- ☆92Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆25Updated 6 years ago
- Raptor end-to-end FPGA Compiler and GUI☆78Updated 4 months ago
- Board definitions for Amaranth HDL☆112Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ☆68Updated 8 months ago