bl0x / learn-fpga-amaranthLinks
Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆107Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below
Sorting:
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated last week
- ☆110Updated 2 years ago
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- CoreScore☆159Updated 6 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- ☆34Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- VHDL library 4 FPGAs☆181Updated this week
- ☆41Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆51Updated this week
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆148Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆114Updated 4 years ago
- ☆79Updated last year
- ☆70Updated 11 months ago