Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆116Jul 20, 2024Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated last month
- System on Chip toolkit for Amaranth HDL☆101May 23, 2026Updated last month
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 5 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 5 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆90Aug 13, 2021Updated 4 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 8 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆348Jun 10, 2026Updated 3 weeks ago
- ☆117Jan 22, 2023Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆124Sep 26, 2022Updated 3 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,571Nov 18, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated 2 weeks ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago