bl0x / learn-fpga-amaranthLinks
Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆110Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below
Sorting:
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- ☆114Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- assorted library of utility cores for amaranth HDL☆96Updated last year
- VHDL library 4 FPGAs☆181Updated last week
- Board definitions for Amaranth HDL☆120Updated last month
- CoreScore☆164Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 5 months ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- ☆34Updated 4 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Naive Educational RISC V processor☆90Updated last week
- Nitro USB FPGA core☆86Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Virtual Development Board☆62Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ☆45Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago