bl0x / learn-fpga-amaranthLinks
Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆109Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- ☆114Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆56Updated 5 months ago
- CoreScore☆163Updated last month
- Board definitions for Amaranth HDL☆118Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 4 months ago
- VHDL library 4 FPGAs☆181Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- ☆34Updated 4 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago