Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆113Jul 20, 2024Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 24, 2026Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated last month
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 2 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆1,987Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- A 32-bit RISC-V soft processor☆326Jan 26, 2026Updated 2 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 6 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆340Mar 31, 2026Updated 2 weeks ago
- ☆116Jan 22, 2023Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 7 months ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,470Nov 18, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Apr 9, 2026Updated last week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆188Mar 10, 2024Updated 2 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year