bl0x / learn-fpga-amaranthView external linksLinks
Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
☆112Jul 20, 2024Updated last year
Alternatives and similar repositories for learn-fpga-amaranth
Users that are interested in learn-fpga-amaranth are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- ☆48Feb 26, 2023Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆45Jan 5, 2023Updated 3 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 5 months ago
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- Soft USB for LiteX☆50Oct 6, 2025Updated 4 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆333Jan 6, 2026Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆309Jun 6, 2024Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆37Jan 11, 2023Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆461Sep 13, 2024Updated last year
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago