alexforencich / pin-uartLinks
FPGA board-level debugging and reverse-engineering tool
☆38Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- PCIe analyzer experiments☆53Updated 5 years ago
- ☆33Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- ☆14Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆46Updated 3 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆66Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- ☆18Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Xlinix Kintex 7 based PCIE development board☆26Updated last year
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- ☆16Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- Generic Logic Interfacing Project☆46Updated 4 years ago