FPGA board-level debugging and reverse-engineering tool
☆39Mar 24, 2023Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- download from opencores.org☆15May 4, 2018Updated 7 years ago
- Test Interface for Multiple Embedded Protocols☆24May 14, 2020Updated 5 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Nov 12, 2022Updated 3 years ago
- A super super fast waveform visualizer for very very big traces☆29Feb 19, 2026Updated last week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- go library for ChipWhisperer hardware security platform☆20Aug 1, 2019Updated 6 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆14Mar 12, 2019Updated 6 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆76May 19, 2025Updated 9 months ago
- Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA☆16Apr 21, 2019Updated 6 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago