alexforencich / pin-uartLinks
FPGA board-level debugging and reverse-engineering tool
☆38Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆46Updated 3 years ago
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last week
- ☆33Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆76Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- VHDL PCIe Transceiver☆28Updated 4 years ago
- ☆14Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- PCIe analyzer experiments☆52Updated 5 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago