alexforencich / pin-uartLinks
FPGA board-level debugging and reverse-engineering tool
☆38Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- PCIe analyzer experiments☆61Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆96Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- Small footprint and configurable SPI core☆42Updated last month
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆45Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- ☆49Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Open Source AES☆31Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- ☆23Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year