alexforencich / pin-uart
FPGA board-level debugging and reverse-engineering tool
☆36Updated 2 years ago
Alternatives and similar repositories for pin-uart:
Users that are interested in pin-uart are comparing it to the libraries listed below
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- ☆33Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- ☆14Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆45Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- Verilog FT245 to AXI stream interface☆28Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆62Updated last month
- ☆22Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago