alexforencich / pin-uartLinks
FPGA board-level debugging and reverse-engineering tool
☆38Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Small footprint and configurable JESD204B core☆49Updated 3 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- ☆53Updated 3 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆98Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Wishbone controlled I2C controllers☆53Updated last year
- Open Source AES☆31Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- ☆32Updated 2 years ago