alexforencich / pin-uartLinks
FPGA board-level debugging and reverse-engineering tool
☆38Updated 2 years ago
Alternatives and similar repositories for pin-uart
Users that are interested in pin-uart are comparing it to the libraries listed below
Sorting:
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 6 months ago
- PCIe analyzer experiments☆62Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Small footprint and configurable SPI core☆43Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ☆46Updated 2 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- ☆50Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- ☆14Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- ☆20Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Open Source AES☆31Updated last year