utnslab / RingleaderNICLinks
☆14Updated 2 years ago
Alternatives and similar repositories for RingleaderNIC
Users that are interested in RingleaderNIC are comparing it to the libraries listed below
Sorting:
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 7 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- ☆33Updated 9 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- ☆51Updated 3 years ago
- ☆65Updated 5 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆53Updated last year
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆19Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆20Updated 2 years ago
- ☆18Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- An EDM-enabled PHY + a rack-level network simulator☆11Updated 7 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- ☆59Updated 4 years ago
- ☆27Updated 2 years ago
- ☆16Updated last year
- Programming system for NIC-accelerated network applications☆28Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆14Updated 2 years ago