utnslab / RingleaderNICLinks
☆14Updated 2 years ago
Alternatives and similar repositories for RingleaderNIC
Users that are interested in RingleaderNIC are comparing it to the libraries listed below
Sorting:
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 9 months ago
- ☆34Updated 9 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- ☆67Updated 7 months ago
- ☆51Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- ☆20Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆19Updated last year
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- ☆18Updated 3 years ago
- ☆53Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- ☆35Updated 4 years ago
- ☆59Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆144Updated 5 months ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- Programming system for NIC-accelerated network applications☆28Updated 6 years ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆22Updated 2 years ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Updated 4 years ago