☆15Apr 18, 2023Updated 2 years ago
Alternatives and similar repositories for RingleaderNIC
Users that are interested in RingleaderNIC are comparing it to the libraries listed below
Sorting:
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- ☆18Nov 1, 2021Updated 4 years ago
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆26Sep 28, 2025Updated 5 months ago
- This is the source code for our (Matthias Jasny, Lasse Thostrup, Tobias Ziegler and Carsten Binnig) published paper at SIGMOD’22: P4DB - …☆13Jan 24, 2023Updated 3 years ago
- ☆13Nov 21, 2024Updated last year
- A minimum demo for PyTorch distributed extension functionality for collectives.☆15Jul 29, 2024Updated last year
- ☆23Oct 7, 2025Updated 4 months ago
- Programming system for NIC-accelerated network applications☆29Oct 5, 2018Updated 7 years ago
- Benchmark Test Suite for RDMA Networks☆59Apr 15, 2023Updated 2 years ago
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆16Oct 12, 2021Updated 4 years ago
- Poise source code repo☆12Aug 12, 2020Updated 5 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- Adaptive MultiPath TCP (AMP)☆16Sep 4, 2019Updated 6 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- In-Memory Key-Value Store Live Migration with NetMigrate☆18Jun 22, 2024Updated last year
- ☆21Apr 2, 2023Updated 2 years ago
- Twenty Years After: Hierarchical Core-Stateless Fair Queueing☆17Feb 26, 2021Updated 5 years ago
- Efficient GPU communication over multiple NICs.☆24Nov 20, 2025Updated 3 months ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- ☆57Jul 11, 2024Updated last year
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- ☆17Oct 17, 2025Updated 4 months ago
- [FAST'25] ShiftLock: Mitigate One-sided RDMA Lock Contention via Handover.☆20Feb 11, 2025Updated last year
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 9 years ago
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- A fast and scalable distributed lock service using programmable switches.☆19Jul 30, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Ethernet switch implementation written in Verilog☆59Jun 13, 2023Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- [ACM SIGCOMM 2024] "m3: Accurate Flow-Level Performance Estimation using Machine Learning" by Chenning Li, Arash Nasr-Esfahany, Kevin Zha…☆25Oct 2, 2024Updated last year
- A Network Function (NF) that re-orders packets per flow by buffering packets for a given time.☆23Dec 4, 2022Updated 3 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆24Oct 5, 2020Updated 5 years ago
- ☆23Jul 21, 2022Updated 3 years ago
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago
- This is the source code for our (Tobias Ziegler, Jacob Nelson-Slivon, Carsten Binnig and Viktor Leis) published paper at SIGMOD’23: Desig…☆28Sep 24, 2024Updated last year
- ☆29Apr 4, 2024Updated last year