Alternatives and similar repositories for RingleaderNIC

Users that are interested in RingleaderNIC are comparing it to the libraries listed below

• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 6 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 4 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 4 years ago
• RC4ML / RPCNIC
  RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
  ☆13Updated last year
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆20Updated 4 years ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 9 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆60Updated 3 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Updated 7 years ago
• pcie-bench / pcie-model
  ☆72Updated 10 months ago
• HKUST-SING / srnic-simulation-public
  ☆20Updated 2 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 3 years ago
• multitenancy-project / menshen
  ☆53Updated 3 years ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• 824728350 / Clara
  ☆18Updated 4 years ago
• WukLab / FPGA-OS
  ☆35Updated 4 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆137Updated 2 years ago
• axbryd / hXDP-Artifacts
  ☆59Updated 5 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆154Updated 9 months ago
• Winters123 / FastRMT
  Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
  ☆30Updated 3 years ago
• efeslab / optimus-hypervisor
  ☆20Updated 4 years ago
• anirudhSK / drmt
  ☆15Updated 8 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆48Updated 2 years ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 7 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆11Updated 7 years ago
• cmu-snap / BBQ
  Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.
  ☆20Updated last year
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Updated 3 years ago
• wegul / EDM
  An EDM-enabled PHY + a rack-level network simulator
  ☆12Updated last year