utnslab / RingleaderNIC
☆14Updated last year
Alternatives and similar repositories for RingleaderNIC:
Users that are interested in RingleaderNIC are comparing it to the libraries listed below
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆30Updated 9 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- ☆18Updated last year
- ☆45Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆51Updated 8 months ago
- ☆18Updated 3 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- ☆14Updated 7 years ago
- P4 compatible HLS modules☆10Updated 6 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆15Updated 10 months ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated this week
- ☆13Updated last year
- Programming system for NIC-accelerated network applications☆27Updated 6 years ago
- ☆60Updated last month
- ☆43Updated 4 months ago
- ☆13Updated 9 months ago
- ☆15Updated last year
- ☆33Updated 4 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆67Updated 2 years ago
- Sources and examples for ASPLOS20 paper☆14Updated 4 years ago
- ☆57Updated 4 years ago