Alternatives and similar repositories for RingleaderNIC

Users that are interested in RingleaderNIC are comparing it to the libraries listed below

• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 6 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆27Updated 3 years ago
• RC4ML / RPCNIC
  RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
  ☆11Updated 8 months ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆58Updated 3 years ago
• programmable-scheduling / pifo-hardware
  ☆33Updated 9 years ago
• multitenancy-project / menshen
  ☆51Updated 3 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Updated 6 years ago
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆20Updated 3 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆45Updated 2 years ago
• pcie-bench / pcie-model
  ☆66Updated 6 months ago
• HKUST-SING / srnic-simulation-public
  ☆20Updated 2 years ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆70Updated 2 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• 824728350 / Clara
  ☆18Updated 3 years ago
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆131Updated 2 years ago
• cmu-snap / BBQ
  Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.
  ☆19Updated last year
• anirudhSK / drmt
  ☆15Updated 7 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆142Updated 5 months ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆103Updated 2 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 3 years ago
• crossroadsfpga / enso
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆73Updated 2 months ago
• axbryd / hXDP-Artifacts
  ☆59Updated 4 years ago
• Winters123 / FastRMT
  Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
  ☆27Updated 3 years ago
• kaist-ina / ns3-tlt-tcp-public
  This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".
  ☆15Updated 3 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆38Updated 4 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 8 years ago
• BorisPis / nicmem-asplos22-artifact
  ☆17Updated last year