fpgadeveloper/ethernet-fmc-axi-eth external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

fpgadeveloper/ethernet-fmc-axi-eth

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/fpgadeveloper/ethernet-fmc-axi-eth)

Close

fpgadeveloper / ethernet-fmc-axi-ethView on GitHubMore

• External links
• Readme badge

Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks

☆72Jul 7, 2026Updated 3 weeks ago

Alternatives and similar repositories for ethernet-fmc-axi-eth

Users that are interested in ethernet-fmc-axi-eth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• fpgadeveloper / ethernet-fmc-network-tap

  View on GitHub
  Network Tap based on the ZedBoard and Ethernet FMC
  ☆15Jul 7, 2026Updated 3 weeks ago
• antmicro / openssd-nvme

  View on GitHub
  ☆38Mar 10, 2021Updated 5 years ago
• twisterss / hardware-traffic-generator

  View on GitHub
  10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator
  ☆11Oct 3, 2014Updated 11 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• aquaxis / gemac

  View on GitHub
  Gigabit MAC + UDP/TCP/IP offload Engine
  ☆35Sep 17, 2019Updated 6 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• fpgadeveloper / fpga-drive-aximm-pcie

  View on GitHub
  Example designs for FPGA Drive FMC
  ☆297Jul 7, 2026Updated 3 weeks ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet

  View on GitHub
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆87Jan 21, 2026Updated 6 months ago
• hpb-project / TOE

  View on GitHub
  TCP Offload Engine
  ☆78Nov 18, 2017Updated 8 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 8 years ago
• airhdl / spi-to-axi-bridge

  View on GitHub
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆55Dec 6, 2023Updated 2 years ago
• alexforencich / xfcp

  View on GitHub
  Extensible FPGA control platform
  ☆63Apr 28, 2023Updated 3 years ago
• mcrl / NVMe

  View on GitHub
  ☆37Jul 4, 2026Updated 3 weeks ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆68Aug 21, 2025Updated 11 months ago
• PrincetonUniversity / Duet

  View on GitHub
  ☆14Feb 28, 2023Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• yu-zou / DirectNVM

  View on GitHub
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆64Feb 25, 2021Updated 5 years ago
• kailashnath / OpenAFDX

  View on GitHub
  This project intends to develop tools around AFDX. (Avionics Full Duplex Switched Ethernet).
  ☆10Oct 27, 2010Updated 15 years ago
• fpgadeveloper / ethernet-fmc-processorless

  View on GitHub
  Example designs for using Ethernet FMC without a processor (ie. state machine based)
  ☆35Jul 7, 2026Updated 3 weeks ago
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 8 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆55Dec 10, 2019Updated 6 years ago
• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆147Jan 2, 2025Updated last year
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 5 years ago
• slaclab / ruckus

  View on GitHub
  FPGA and Digital ASIC Build System
  ☆84Jul 15, 2026Updated 2 weeks ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• FPGA-Networking / HyperParser

  View on GitHub
  ☆40Jun 9, 2022Updated 4 years ago
• lewiz-support / LMAC_CORE2

  View on GitHub
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆41Apr 3, 2023Updated 3 years ago
• UCLA-VAST / AutoBridge

  View on GitHub
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆127Jan 3, 2023Updated 3 years ago
• pbridd / lzrw1-compression-core

  View on GitHub
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆19Dec 8, 2017Updated 8 years ago
• rsarwar87 / xdma_dsc_byp_cltr

  View on GitHub
  VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe
  ☆18Oct 23, 2019Updated 6 years ago
• jgbos / phased-array-radar

  View on GitHub
  Phased Array Radar
  ☆13Aug 15, 2012Updated 13 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• enclustra / GigabitEthernetAppNote

  View on GitHub
  ☆10Jun 26, 2025Updated last year
• ultraembedded / core_sdram_axi4

  View on GitHub
  SDRAM controller with AXI4 interface
  ☆107Aug 8, 2019Updated 6 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• freecores / dvb_s2_ldpc_decoder

  View on GitHub
  DVB-S2 LDPC Decoder
  ☆31Jul 17, 2014Updated 12 years ago
• alexforencich / verilog-wishbone

  View on GitHub
  Verilog wishbone components
  ☆133Jan 5, 2024Updated 2 years ago
• xavieran / fLaCPGA

  View on GitHub
  Implementation of fLaC encoder/decoder for FPGA
  ☆31Oct 31, 2018Updated 7 years ago
• jorgeazevedo / xenomai-lab

  View on GitHub
  A Platform for Digital Real-Time Control.
  ☆15Jun 14, 2013Updated 13 years ago
• hpb-project / BOE

  View on GitHub
  Blockchain Offload Engine
  ☆16May 5, 2018Updated 8 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆46Jun 5, 2021Updated 5 years ago
• Blaok / fpga-runtime

  View on GitHub
  ☆13Aug 1, 2024Updated last year