UART models for cocotb
☆34Sep 7, 2025Updated 7 months ago
Alternatives and similar repositories for cocotbext-uart
Users that are interested in cocotbext-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C models for cocotb☆44Mar 18, 2026Updated last month
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 7 months ago
- AXI interface modules for Cocotb☆329Mar 13, 2026Updated last month
- ☆29Dec 15, 2025Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- PCI express simulation framework for Cocotb☆203Sep 8, 2025Updated 7 months ago
- Cocotb AHB Extension - AHB VIP☆22Dec 12, 2025Updated 4 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- ☆15Dec 1, 2022Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Unit testing for cocotb☆169Apr 18, 2026Updated 2 weeks ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆125Oct 3, 2025Updated 7 months ago
- ☆15Jun 7, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated 10 months ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- RISC-V Ibex core with Wishbone B4 interface☆21Apr 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 9 months ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- ☆13Updated this week
- Library of open source PDKs☆73Apr 13, 2026Updated 3 weeks ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- Helper package to spin-up a Qdrant instance without Docker☆13Dec 24, 2023Updated 2 years ago
- hardware project for a clock around a russian ivl2-5/7 vfd and an esp32-wroom module☆12Apr 23, 2026Updated last week
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 5 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 9 months ago
- Desktop application for programming TinyFPGA boards☆65Jun 9, 2020Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆115Mar 26, 2026Updated last month
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆698Feb 27, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago