alexforencich / cocotbext-uartLinks
UART models for cocotb
☆29Updated 2 years ago
Alternatives and similar repositories for cocotbext-uart
Users that are interested in cocotbext-uart are comparing it to the libraries listed below
Sorting:
- I2C models for cocotb☆35Updated 2 months ago
- ☆21Updated last month
- UART -> AXI Bridge☆61Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Ethernet interface modules for Cocotb☆65Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- Open FPGA Modules☆23Updated 7 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 5 months ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- ☆20Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- UART 16550 core☆37Updated 10 years ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆12Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- ☆13Updated 5 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- A compact, configurable RISC-V core☆11Updated 2 months ago