A light-weight hardware oriented synchronous stream cipher.
☆12Mar 19, 2022Updated 4 years ago
Alternatives and similar repositories for trivium
Users that are interested in trivium are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Personal website of Antonio Payá González — Software Architect, Professor at UNIR & PhD (Astro)☆24Oct 24, 2026Updated last week
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆16Oct 5, 2026Updated 3 weeks ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- SGMII☆14Jul 17, 2014Updated 12 years ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- ☆30Apr 1, 2017Updated 9 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆99Updated this week
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium☆13Dec 17, 2021Updated 4 years ago
- ⚡️Official Image-charts Python library☆12Jun 25, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- DOM Protected hardware Implementations of Ascon variants☆11Jun 13, 2017Updated 9 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- fullVerif tool for verification of masked hardware implementations☆11Aug 20, 2024Updated 2 years ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DCMI testing with STM32F429-DISCOVERY and OV9655 camera☆16Apr 15, 2016Updated 10 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆69Dec 13, 2016Updated 9 years ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆18Nov 19, 2025Updated 11 months ago
- ☆13Nov 2, 2023Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago