ic7x24 / verilog-mini-demo
Verilog极简教程
☆35Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-mini-demo
- Cortex M0 based SoC☆70Updated 3 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- AXI4 and AXI4-Lite interface definitions☆84Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- ☆34Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆58Updated 4 years ago
- round robin arbiter☆68Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- AXI总线连接器☆91Updated 4 years ago
- UVM实战随书源码☆42Updated 5 years ago
- ☆63Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆129Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago