ic7x24 / verilog-mini-demoLinks
Verilog极简教程
☆37Updated 6 years ago
Alternatives and similar repositories for verilog-mini-demo
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- ☆65Updated 5 years ago
- AXI总线连接器☆103Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- 视频旋转（2019FPGA大赛）☆35Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- ☆68Updated 9 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- ☆72Updated 4 years ago
- ☆36Updated 9 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆145Updated 7 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆118Updated 12 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆143Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago