Verilog极简教程
☆37Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-mini-demo
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Verilog library for various DSP modules☆102Feb 17, 2022Updated 4 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated last month
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- RISC-V ASIC design reference☆10May 8, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆17Apr 7, 2026Updated 5 months ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- ☆10Mar 11, 2018Updated 8 years ago
- this repository is vim cfg for verilog.☆56Aug 28, 2026Updated last month
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 7 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 9 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Barerbones OSX based Verilog simulation toolchain.☆20Nov 1, 2020Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A variant of NIST SP 800-22 revison.1a test suit☆19Sep 18, 2019Updated 7 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- Towards Real-Time Practical Image Compression with Lightweight Attention☆15Jan 5, 2026Updated 8 months ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- 使用决策树ID3，C4.5，CART分别生成随机森林(Using ID3, C4.5, CART decision trees to achieve RF)☆13Aug 21, 2020Updated 6 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11May 24, 2019Updated 7 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- ☆16Sep 26, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago