ic7x24 / verilog-mini-demo
Verilog极简教程
☆36Updated 6 years ago
Alternatives and similar repositories for verilog-mini-demo:
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below
- Cortex M0 based SoC☆73Updated 3 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AMBA bus generator including AXI, AHB, and APB☆100Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- ☆63Updated 4 years ago
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- ARM中通过APB总线连接的UART模块☆65Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- ☆36Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- AHB3-Lite Interconnect☆88Updated last year
- UVM实战随书源码☆49Updated 6 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- ☆64Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆62Updated 9 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- 视频旋转（2019FPGA大赛）☆33Updated 5 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 10 months ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- ☆51Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago