Verilog极简教程
☆36Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-mini-demo
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- RISC-V ASIC design reference☆10May 8, 2018Updated 8 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Apr 24, 2015Updated 11 years ago
- ☆16Apr 7, 2026Updated 4 months ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- Extended QCADesigner with estimation of energy dissipation☆20Aug 17, 2025Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- This is a demo for still image compression application☆15Apr 14, 2018Updated 8 years ago
- this repository is vim cfg for verilog.☆56Apr 24, 2026Updated 3 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 7 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Barerbones OSX based Verilog simulation toolchain.☆20Nov 1, 2020Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- A variant of NIST SP 800-22 revison.1a test suit☆19Sep 18, 2019Updated 6 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- 研究一下大数据支撑下的股票科学☆12Oct 12, 2015Updated 10 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- 使用决策树ID3，C4.5，CART分别 生成随机森林(Using ID3, C4.5, CART decision trees to achieve RF)☆13Aug 21, 2020Updated 5 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆11May 24, 2019Updated 7 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago