Verilog极简教程
☆37Apr 7, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-mini-demo
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated last month
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Apr 24, 2015Updated 11 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆17Apr 7, 2026Updated 6 months ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- This is a demo for still image compression application☆15Apr 14, 2018Updated 8 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆15Apr 17, 2025Updated last year
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- this repository is vim cfg for verilog.☆56Updated this week
- SPI core☆12Jul 17, 2014Updated 12 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Barerbones OSX based Verilog simulation toolchain.☆20Nov 1, 2020Updated 5 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- 使用MapReduce实现一个贝叶斯文本分类器☆10Jan 7, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- asynchronous fifo based on verilog☆16Apr 14, 2022Updated 4 years ago
- ☆22Oct 15, 2018Updated 8 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- ☆13Oct 23, 2022Updated 3 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- ☆12May 24, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- ☆16Sep 26, 2022Updated 4 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago