ic7x24 / verilog-mini-demoLinks
Verilog极简教程
☆37Updated 6 years ago
Alternatives and similar repositories for verilog-mini-demo
Users that are interested in verilog-mini-demo are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆65Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- ☆144Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆140Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆69Updated 9 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆179Updated 7 years ago
- AMBA AXI VIP☆425Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- ☆149Updated 2 weeks ago
- ☆69Updated 2 weeks ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- AHB3-Lite Interconnect☆93Updated last year
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- UVM实战随书源码☆54Updated 6 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago