DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
☆80Nov 8, 2025Updated 6 months ago
Alternatives and similar repositories for DSP_with_FPGAs_ed4
Users that are interested in DSP_with_FPGAs_ed4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 6 months ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆14Apr 1, 2025Updated last year
- RTL Verilog library for various DSP modules☆96Feb 17, 2022Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆16Apr 23, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆179Jul 28, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Matlab simulation of an EM algorithm based on HMM to blind channel equalization☆13Jun 16, 2018Updated 7 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆30Mar 18, 2023Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 3 months ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Verilog source code for book: Computer Architecture Tutorial☆26Oct 12, 2021Updated 4 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 5 years ago
- A collection of demonstration digital filters☆171Jan 18, 2024Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆33Nov 28, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆37Dec 10, 2023Updated 2 years ago
- Adaptive equalizer implementations based on RLS(Recursive Least Squares) and LMS(Least Mean Squares).☆24Apr 19, 2021Updated 5 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- ☆26May 16, 2024Updated last year
- Vitis Model Composer Examples and Tutorials☆123Apr 27, 2026Updated last week