DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
☆76Nov 8, 2025Updated 4 months ago
Alternatives and similar repositories for DSP_with_FPGAs_ed4
Users that are interested in DSP_with_FPGAs_ed4 are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 11 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆13Dec 18, 2025Updated 2 months ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 4 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆175Jul 28, 2021Updated 4 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- ☆28May 11, 2021Updated 4 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆15Dec 2, 2019Updated 6 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Matlab simulation of an EM algorithm based on HMM to blind channel equalization☆13Jun 16, 2018Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago