codyps / wimax_ofdmLinks
Partial Verilog implimentation of a WiMAX OFDM Phy
☆19Updated 13 years ago
Alternatives and similar repositories for wimax_ofdm
Users that are interested in wimax_ofdm are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- ☆14Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- My code repositry for common use.☆23Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- FIR implemention with Verilog☆49Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆14Updated 9 months ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago