Partial Verilog implimentation of a WiMAX OFDM Phy
☆19May 28, 2012Updated 13 years ago
Alternatives and similar repositories for wimax_ofdm
Users that are interested in wimax_ofdm are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- IEEE 802.11 OFDM-based transceiver system☆43Dec 15, 2017Updated 8 years ago
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 2 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- Scripts, classes and functions related to Optical Wireless Communication☆15May 18, 2020Updated 5 years ago
- ☆14Dec 15, 2017Updated 8 years ago
- Python Functions to generate the sequences for 5G NR PSS and SSS and correlate☆12Dec 28, 2018Updated 7 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- Εxercises for Specialized Topics in Antennas course in Faculty of Engineering of Aristotle's University of Thessaloniki☆15Mar 31, 2021Updated 4 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- MATLAB codes for "FDD massive MIMO channel estimation with arbitrary 2D-array geometry"☆15Nov 15, 2022Updated 3 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Feb 8, 2017Updated 9 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- 5G Speed Calculator - Support for all of the latest FDD, TDD, SDL & SUL NR bands☆19Oct 23, 2021Updated 4 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- Send or receive data by SDR using OFDM modulation☆28Mar 21, 2023Updated 2 years ago