codyps / wimax_ofdmLinks
Partial Verilog implimentation of a WiMAX OFDM Phy
☆19Updated 13 years ago
Alternatives and similar repositories for wimax_ofdm
Users that are interested in wimax_ofdm are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆44Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- ☆14Updated 7 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆20Updated 5 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated last week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last week
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- FIR implemention with Verilog☆49Updated 6 years ago
- My code repositry for common use.☆23Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆60Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 5 months ago
- ☆19Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆16Updated 10 months ago
- wifi☆12Updated 8 years ago
- Real-Time Image Processing for ASIC/FGPA☆21Updated 3 years ago