codyps / wimax_ofdmLinks
Partial Verilog implimentation of a WiMAX OFDM Phy
☆19Updated 13 years ago
Alternatives and similar repositories for wimax_ofdm
Users that are interested in wimax_ofdm are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆45Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- ☆14Updated 8 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated last month
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 6 months ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- The source codes of the fast x86 LDPC decoder published☆29Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Turbo coder and decoder☆12Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- ☆20Updated 4 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Updated 5 years ago
- Testbenches for HDL projects☆22Updated 2 weeks ago