codyps / wimax_ofdmLinks
Partial Verilog implimentation of a WiMAX OFDM Phy
☆19Updated 13 years ago
Alternatives and similar repositories for wimax_ofdm
Users that are interested in wimax_ofdm are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆45Updated 10 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆42Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- My code repositry for common use.☆23Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- ☆14Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- MATLAB toolbox for ADI high speed converter products☆26Updated 2 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- ☆20Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago