EE 287 2012 Fall
☆34Mar 11, 2013Updated 13 years ago
Alternatives and similar repositories for ASIC
Users that are interested in ASIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆51Dec 3, 2023Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆42Apr 20, 2023Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆15Nov 4, 2022Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- MOVED TO: https://cirosantilli.com#how-to-teach☆12Jul 27, 2019Updated 6 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Cypress USB Suite SDK☆36Jul 25, 2017Updated 9 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆20Jan 10, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Thread safe gcc function entry/exit tracer and call graph generator☆14Dec 22, 2015Updated 10 years ago
- How to build a simple alignment laser for typical optical alignment tasks.☆17Apr 16, 2026Updated 3 months ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- NVIDIA GPU Computing SDK 4.2.9. Fixing some stupid compilation bugs in the make files of the projects.☆18Jul 3, 2012Updated 14 years ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- 2014 UCSC Extension FPGA class☆26Oct 23, 2015Updated 10 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jun 9, 2026Updated last month
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆30Jul 1, 2026Updated 3 weeks ago
- ☆19Jul 17, 2020Updated 6 years ago
- ☆11Nov 5, 2019Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆36Jan 17, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Dec 23, 2024Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆125Feb 22, 2024Updated 2 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 6 years ago
- A vim plugin and cli tool to generate vim helpfile from markdown☆26May 10, 2014Updated 12 years ago