vlsi1217 / ASICLinks
EE 287 2012 Fall
☆30Updated 12 years ago
Alternatives and similar repositories for ASIC
Users that are interested in ASIC are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆22Updated 9 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- round robin arbiter☆74Updated 10 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆31Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆31Updated 3 years ago
- Simple single-port AXI memory interface☆41Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- ☆41Updated last year
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago