ZipCPU / ttttLinks
A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms
☆11Updated 8 years ago
Alternatives and similar repositories for tttt
Users that are interested in tttt are comparing it to the libraries listed below
Sorting:
- A wishbone controlled FM transmitter hack☆23Updated 2 years ago
- A Real Time Clock core for FPGA's☆28Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Updated 6 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Updated 5 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Reed-Solomon Codec☆11Updated 7 years ago
- ☆54Updated 8 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Updated 10 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆24Updated 6 years ago
- Icarus SIMBUS☆20Updated 6 years ago
- Enigma in FPGA☆29Updated 6 years ago
- IP cores for the FPGA Libre project☆12Updated 8 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 3 weeks ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Next186 SoC PC☆16Updated 12 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 weeks ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Efficient implementations of the transcendental functions☆28Updated 9 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- SNES for MiSTer☆16Updated 5 months ago
- A bit-serial CPU☆19Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- ☆61Updated 2 years ago