Daniel-And-Jorge / 6.111-Final-ProjectLinks
☆11Updated 8 years ago
Alternatives and similar repositories for 6.111-Final-Project
Users that are interested in 6.111-Final-Project are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated last year
- VHDL Modules☆24Updated 10 years ago
- ☆20Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆19Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- ☆20Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Master-thesis-final☆19Updated last year
- ☆34Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Collection of projects for various FPGA development boards☆44Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆14Updated 2 years ago
- A tube guitar amplifier power supply VHDL project☆17Updated 6 months ago
- ☆45Updated 2 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Repository containing the DSP gateware cores☆13Updated this week
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago