Daniel-And-Jorge / 6.111-Final-Project
☆11Updated 8 years ago
Alternatives and similar repositories for 6.111-Final-Project
Users that are interested in 6.111-Final-Project are comparing it to the libraries listed below
Sorting:
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Efabless mpw7 submission☆13Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- ☆30Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- ☆37Updated 3 years ago
- general-cores☆19Updated 7 months ago
- Repository containing the DSP gateware cores☆13Updated 7 months ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 4 months ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated 11 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- Submission template for Tiny Tapeout 03☆20Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- An 8b10b decoder and encoder in logic in VHDL☆20Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆21Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- Demo projects for various Kintex FPGA boards☆56Updated 3 weeks ago
- ☆15Updated 10 months ago