☆25Feb 26, 2024Updated 2 years ago
Alternatives and similar repositories for OpenProjects
Users that are interested in OpenProjects are comparing it to the libraries listed below
Sorting:
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- ☆28May 11, 2021Updated 4 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Driver and libraries for FPGA PCIe firmware used by PERG team and available on OHWR.☆28Nov 7, 2016Updated 9 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- ☆43May 26, 2018Updated 7 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- Linux Device Drivers 3 examples updated to work in recent kernels☆25May 6, 2012Updated 13 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆10May 18, 2021Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆187Dec 23, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year