amoghj98 / rcac-utils
☆14Updated 3 weeks ago
Alternatives and similar repositories for rcac-utils:
Users that are interested in rcac-utils are comparing it to the libraries listed below
- ☆56Updated this week
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆22Updated last year
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- ☆26Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆131Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆12Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 2 months ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆39Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆146Updated last month
- A co-design architecture on sparse attention☆52Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- ☆14Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 3 months ago
- ☆33Updated 4 months ago
- An extention of pytorch for low precision training / inference☆10Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆147Updated last year
- An energy simulation framework for BPTT-based SNN inference and training.☆15Updated last year
- [TMLR] CoDeC: Communication-Efficient Decentralized Continual Learning☆12Updated last year
- Simulator for BitFusion☆99Updated 4 years ago
- ☆97Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- ☆34Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆17Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆18Updated 8 months ago