将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。
☆20May 23, 2026Updated 2 months ago
Alternatives and similar repositories for verilog-design-skill
Users that are interested in verilog-design-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 3 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆209Jul 18, 2026Updated 2 weeks ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆23Apr 23, 2024Updated 2 years ago
- ☆21Jun 19, 2026Updated last month
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Updated this week
- ☆16Apr 7, 2026Updated 3 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated last year
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。☆31Feb 5, 2023Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPU Generator☆20Jul 16, 2026Updated 2 weeks ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆383Apr 25, 2026Updated 3 months ago
- C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/☆43May 31, 2023Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- ☆25Apr 18, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆31Feb 6, 2023Updated 3 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆67Jun 7, 2026Updated last month
- 该程序的功能是与下位机（TMS320F28335）通信，通过CAN总线调试电机。 PC端接口用PyQt编写，mathplotlib用于实时更新曲线.☆10Sep 23, 2019Updated 6 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated 3 weeks ago
- ☆13Apr 5, 2024Updated 2 years ago