将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。
☆27May 23, 2026Updated 4 months ago
Alternatives and similar repositories for verilog-design-skill
Users that are interested in verilog-design-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 5 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆307Aug 25, 2026Updated last month
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆18Sep 21, 2025Updated last year
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆24Apr 23, 2024Updated 2 years ago
- ESnet general-purpose FPGA design library.☆14Sep 21, 2026Updated last week
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Updated this week
- In this report, we propose a filtering method combining Kalman and Wiener filter to remove noises from the video.☆11Sep 12, 2016Updated 10 years ago
- ☆17Apr 7, 2026Updated 5 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Developed an adaptive beamforming system using Kalman filter for DOA denoising and MUSIC algorithm for spatial filtering. Achieved better…☆16Mar 3, 2025Updated last year
- 在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。☆32Feb 5, 2023Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Wiener filter for audio noise reduction☆11Dec 6, 2017Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- This is a campus navigation system, it was bulided by Qt.☆16May 28, 2022Updated 4 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- FPU Generator☆21Updated this week
- 跨平台的 UESTC 教务系统（EAMS）成绩查询/监控工具：提供桌面 GUI（AvaloniaUI）与 云函数 两种使用方式，默认无头模式运行，并支持登录态保留与成绩更新通知（ntfy.sh）。☆19Jun 30, 2026Updated 3 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Change the appearance of websites instantly.☆16Jan 31, 2025Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 这个MATLAB程序是一个集成的图像处理应用，提供了用户友好的图形界面，允许用户加载图像，添加不同类型的噪声（如高斯白噪声、椒盐噪声和散斑噪声），并应用多种去噪算法（包括中值滤波、均值滤波、形态学滤波、小波变换和维纳滤波）。用户可以通过直观的控件调整噪声强度和选择去噪方法，…☆16Aug 19, 2024Updated 2 years ago
- simulation of an Adaptive Beamforming Radar using MATLAB which employs Machine Learning Algorithms and proves that the Least Mean Squared…☆19Apr 17, 2024Updated 2 years ago
- A collection of course notes (Xi Thought) based on a personal perspective. 《习近平新时代中国特色社会主义思想概论》课程笔记，教材对应23版，笔记内容的提炼仅代表个人观点，请客观合理地使用。☆25Jun 23, 2025Updated last year
- ☆27Jan 12, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated last month
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/☆42May 31, 2023Updated 3 years ago