将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。
☆15May 23, 2026Updated last month
Alternatives and similar repositories for verilog-design-skill
Users that are interested in verilog-design-skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository defines a Claude Code skill for working with Verilog☆17Apr 21, 2026Updated 2 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆201Jul 5, 2026Updated last week
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆38Aug 13, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆20Jun 19, 2026Updated 3 weeks ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated 2 weeks ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆35Aug 7, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆26Oct 9, 2020Updated 5 years ago
- 这个MATLAB程序是一个集成的图像处理应用，提供了用户友好的图形界面，允许用户加载图像，添加不同类型的噪声（如高斯白噪声、椒盐噪声和散斑噪声），并应用多种去噪算法（包括中值滤波、均值滤波、形态学滤波、小波变换和维纳滤波）。用户可以通过直观的控件调整噪声强度和选择去噪方法，…☆16Aug 19, 2024Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- ☆20Apr 7, 2025Updated last year
- simulation of an Adaptive Beamforming Radar using MATLAB which employs Machine Learning Algorithms and proves that the Least Mean Squared…☆19Apr 17, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jul 3, 2026Updated last week
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Jun 16, 2026Updated 3 weeks ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- 收集各种有意思的ARM Cortex-M例程（如CoreMark、Dhrystone、memtester、microseconds、autobaud、mbw）☆27Jun 4, 2025Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆31Feb 6, 2023Updated 3 years ago
- ☆25Apr 18, 2021Updated 5 years ago
- ☆12Jul 13, 2023Updated 3 years ago
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆42Jul 2, 2026Updated last week
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated last week
- 基于Pyqt5的校园地图导览，使用了Dijkstra算法☆23Dec 19, 2024Updated last year
- ☆31Nov 29, 2023Updated 2 years ago