FIR filter implementation
☆29Mar 19, 2020Updated 6 years ago
Alternatives and similar repositories for FIR_Implementation
Users that are interested in FIR_Implementation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆51Oct 21, 2016Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- PID controller☆25Jul 17, 2014Updated 12 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 9 months ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- ☆28Jun 7, 2020Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 9 months ago
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Models of the early stages in the primate visual system, including retina, LGN and primary visual cortex (V1)☆16Jun 24, 2018Updated 8 years ago
- A spiking neural network undergoes plastic changes based on the timing of neural spikes (MATLAB).☆10Feb 27, 2015Updated 11 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- ☆11Apr 27, 2023Updated 3 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆26May 23, 2026Updated 3 months ago
- https://caravel-user-project.readthedocs.io☆18Mar 29, 2022Updated 4 years ago
- ☆29Apr 24, 2025Updated last year
- configurable cordic core in verilog☆55Jul 17, 2014Updated 12 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Multiband QRP CW TRX based on the QCX☆19Aug 13, 2025Updated last year
- ☆14Sep 14, 2017Updated 9 years ago
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆23Jun 20, 2024Updated 2 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆33Oct 26, 2023Updated 2 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 6 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆39Sep 13, 2026Updated last week
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆87Mar 30, 2023Updated 3 years ago