This repository defines a Claude Code skill for working with Verilog
☆18Apr 21, 2026Updated 3 months ago
Alternatives and similar repositories for claude-skill-verilog
Users that are interested in claude-skill-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库,供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆20May 23, 2026Updated 2 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 3 months ago
- Command-line script to access global proxy via PKU VPN☆19May 1, 2025Updated last year
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Adaptive Decomposition and Extraction Network of Individual Fingerprint Features for Specific Emitter Identification☆13Aug 25, 2023Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Seglight is super fast and real-time semantic segmentation (cpu only) that would be inferenced on 1 core☆12Nov 27, 2025Updated 8 months ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆209Jul 18, 2026Updated 2 weeks ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 4 years ago
- A set of audio processing functions implemented by FPGA☆30Sep 28, 2021Updated 4 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆21Jul 14, 2026Updated 2 weeks ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆24Aug 20, 2024Updated last year
- Argument parser for C++☆17Updated this week
- BNG Image Format Implementation☆12Sep 19, 2020Updated 5 years ago
- simulation of an Adaptive Beamforming Radar using MATLAB which employs Machine Learning Algorithms and proves that the Least Mean Squared…☆19Apr 17, 2024Updated 2 years ago
- Nearlink Toolbox - 星闪工具箱解决方案☆25May 1, 2025Updated last year
- ☆26Jan 12, 2022Updated 4 years ago
- ☆23Mar 19, 2026Updated 4 months ago
- ☆12Jul 13, 2023Updated 3 years ago
- Agent skills for veriloga☆28Jul 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mixed CNN and Transformer for Radio Frequency Fingerprint Recognition☆31Jul 31, 2024Updated 2 years ago
- A simple C++17 header-only library for generating SVG plots☆10Mar 17, 2024Updated 2 years ago
- 🖥️ a toy riscv emulator☆14Oct 20, 2021Updated 4 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago