YTYICer / AHB_SRAMLinks
This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.
☆14Updated 3 years ago
Alternatives and similar repositories for AHB_SRAM
Users that are interested in AHB_SRAM are comparing it to the libraries listed below
Sorting:
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆181Updated 7 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- AXI总线连接器☆104Updated 5 years ago
- ☆19Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆99Updated 3 years ago
- AMBA bus lecture material☆470Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 2 years ago
- UVM AHB VIP☆87Updated last month
- 数字IC设计 学习笔记☆155Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆223Updated 2 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- ☆69Updated 9 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆158Updated 4 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆200Updated 11 months ago
- UVM examples and projects☆146Updated 3 months ago
- VIP for AXI Protocol☆155Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆204Updated 4 years ago