YTYICer / AHB_SRAMLinks
This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.
☆14Updated 3 years ago
Alternatives and similar repositories for AHB_SRAM
Users that are interested in AHB_SRAM are comparing it to the libraries listed below
Sorting:
- 数字IC秋招项目、手撕代码☆35Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆19Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆90Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- AXI总线连接器☆99Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆10Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆120Updated 7 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆180Updated 7 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆149Updated 4 years ago
- ☆15Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆104Updated 5 months ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM AHB VIP☆86Updated 7 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago