YTYICer / AHB_SRAMLinks
This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.
☆13Updated 3 years ago
Alternatives and similar repositories for AHB_SRAM
Users that are interested in AHB_SRAM are comparing it to the libraries listed below
Sorting:
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆10Updated 3 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆19Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- ☆19Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- ☆14Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- UVM examples and projects☆137Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- VIP for AXI Protocol☆136Updated 3 years ago
- UVM AHB VIP☆85Updated 6 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- ☆64Updated 9 years ago