lastweek / fpga_decode_bitstreamLinks
C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/
☆35Updated 2 years ago
Alternatives and similar repositories for fpga_decode_bitstream
Users that are interested in fpga_decode_bitstream are comparing it to the libraries listed below
Sorting:
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- Verik toolchain☆44Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆93Updated 2 years ago
- The multi-core cluster of a PULP system.☆104Updated last week
- The specification for the FIRRTL language☆58Updated last week
- FPGA tool performance profiling☆102Updated last year
- Open-source FPGA research and prototyping framework.☆207Updated 11 months ago
- SpinalHDL - Cryptography libraries☆55Updated 11 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆176Updated 2 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆109Updated last month
- Demo: how to create a custom EBRICK☆21Updated 7 months ago
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Universal Memory Interface (UMI)☆147Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 8 months ago
- Raptor end-to-end FPGA Compiler and GUI☆83Updated 6 months ago
- Generic Register Interface (contains various adapters)☆122Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆99Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last week
- ☆25Updated 4 months ago
- FuseSoC standard core library☆144Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆108Updated last year
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago