maxs-well / LMS-sound-filtering-by-VerilogLinks
LMS sound filtering by Verilog
☆40Updated 5 years ago
Alternatives and similar repositories for LMS-sound-filtering-by-Verilog
Users that are interested in LMS-sound-filtering-by-Verilog are comparing it to the libraries listed below
Sorting:
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FIR filter implementation☆27Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- verilog☆21Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- Voice Activity Detector based on MFCC features and DNN model☆23Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated this week
- Reed Solomon Encoder and Decoder Digital IP☆22Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- digital recognition base on FPGA☆13Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago