Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.
☆34Aug 14, 2026Updated 2 months ago
Alternatives and similar repositories for hls-generator
Users that are interested in hls-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆332Aug 25, 2026Updated 2 months ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆30Aug 10, 2026Updated 3 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆483Apr 25, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆28Mar 12, 2026Updated 8 months ago
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- ☆257Oct 23, 2026Updated 2 weeks ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Sep 15, 2026Updated last month
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jun 24, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆67Apr 2, 2026Updated 7 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 8 months ago
- ☆17Feb 9, 2023Updated 3 years ago
- npu☆13Sep 5, 2018Updated 8 years ago
- ☆24Feb 3, 2026Updated 9 months ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆28May 23, 2026Updated 5 months ago
- ☆14Mar 30, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- The context exoskeleton for AI development: optimize the entire development lifecycle to reduce token usage and context occupancy.☆16Oct 13, 2026Updated 3 weeks ago
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- [CVPR2026] VecAttention: Vector-wise Sparse Attention for Accelerating Long-Context Inference☆22Oct 17, 2026Updated 3 weeks ago
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆13Jul 17, 2023Updated 3 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- XtraMAC code repo (Accepted by ISCA2026)☆33Sep 9, 2026Updated 2 months ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Feb 13, 2026Updated 8 months ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 8 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆28Dec 17, 2024Updated last year
- ☆10Mar 6, 2022Updated 4 years ago
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- 笔记整理 Skill：一个用于 Claude Code 的课程资料、PDF、PPT、题库整理成 Markdown/Obsidian 复习笔记的 Claude Skill。☆17Jun 30, 2026Updated 4 months ago
Are these results useful?