Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.
☆21Jul 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for hls-generator
Users that are interested in hls-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆209Jul 18, 2026Updated 2 weeks ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- 小赵的数字系统综合设计代码仓库，欢迎参考☆13Nov 12, 2022Updated 3 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code repository for the Variational Quantum State Diagonalization algorithm.☆14Aug 27, 2019Updated 6 years ago
- ☆21Jun 19, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆13Apr 15, 2025Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 4 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆383Apr 25, 2026Updated 3 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- ☆18Apr 27, 2026Updated 3 months ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 3 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- ☆53Dec 10, 2024Updated last year
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆21Mar 9, 2026Updated 4 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆56Mar 30, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022☆22Nov 15, 2022Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- ☆16Mar 18, 2025Updated last year
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆22Feb 22, 2025Updated last year
- Personal Website☆11Jul 25, 2026Updated last week
- ☆16Mar 2, 2021Updated 5 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆20May 23, 2026Updated 2 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tutorial of how to deloy DNN on android device using TFLite☆12Aug 23, 2019Updated 6 years ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆60Apr 2, 2026Updated 4 months ago
- Please use `radxa-a733` image☆14Sep 8, 2025Updated 10 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆31Apr 30, 2024Updated 2 years ago
- A fully functional WIFI & Web & Serial Command Configurable QN8027 based FM transmitter with RDS support☆16Apr 18, 2025Updated last year
- ☆48Sep 27, 2017Updated 8 years ago