Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.
☆30Aug 14, 2026Updated last month
Alternatives and similar repositories for hls-generator
Users that are interested in hls-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆307Aug 25, 2026Updated last month
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- ☆15Jun 24, 2025Updated last year
- 小赵的数字系统综合设计代码仓库，欢迎参考☆13Nov 12, 2022Updated 3 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Sep 15, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Code repository for the Variational Quantum State Diagonalization algorithm.☆14Aug 27, 2019Updated 7 years ago
- ☆22Jun 19, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆13Jul 17, 2023Updated 3 years ago
- ☆13Apr 15, 2025Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆18Sep 21, 2025Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆26Mar 12, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 6 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆461Apr 25, 2026Updated 5 months ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated last month
- ☆18Apr 27, 2026Updated 5 months ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆11Dec 7, 2023Updated 2 years ago
- ☆15Sep 19, 2016Updated 10 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆23Mar 9, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Precomputed Numerical Green Function (PNGF) Method Example Implementation☆25Jan 28, 2026Updated 8 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 6 months ago
- Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022☆23Nov 15, 2022Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 8 years ago
- ☆17Mar 18, 2025Updated last year
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆22Feb 22, 2025Updated last year
- Personal Website☆11Sep 24, 2026Updated last week
- ☆17Mar 2, 2021Updated 5 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆27May 23, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Tutorial of how to deloy DNN on android device using TFLite☆12Aug 23, 2019Updated 7 years ago
- PyTorch Implementation of Semantic Image Inpainting with Deep Generative Models☆12May 5, 2019Updated 7 years ago
- Reinforcement learning applied to digital quantum simulations☆20Sep 9, 2019Updated 7 years ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆66Apr 2, 2026Updated 6 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆31Apr 30, 2024Updated 2 years ago