Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
☆208Jul 18, 2026Updated last week
Alternatives and similar repositories for verilog-generator
Users that are interested in verilog-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated 3 weeks ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆18May 23, 2026Updated 2 months ago
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 3 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆378Apr 25, 2026Updated 3 months ago
- ☆156May 4, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆40Jul 9, 2026Updated 2 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆43Jul 17, 2026Updated last week
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆128Apr 11, 2025Updated last year
- A Variational Quantum Linear Solver Prototype for Qiskit☆23Nov 27, 2024Updated last year
- ☆18Jul 30, 2025Updated 11 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- ☆15Jun 24, 2025Updated last year
- Digital HDL Design Full-stack Agents☆172Updated this week
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆38Nov 13, 2025Updated 8 months ago
- ☆15Oct 8, 2024Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆40Jul 3, 2026Updated 3 weeks ago
- Implementation of Microscaling data formats in SystemVerilog.☆34Jul 6, 2025Updated last year
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆21Jun 30, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 小赵的数字系统综合设计代码仓库，欢迎参考☆13Nov 12, 2022Updated 3 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆33Mar 11, 2026Updated 4 months ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆84Mar 30, 2026Updated 4 months ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated last month
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆32Jan 24, 2025Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆31Feb 24, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Gowin USB3.0 Device Controller IP☆16Aug 20, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆19Jul 14, 2026Updated 2 weeks ago
- FPL'26 Optimization Contest☆49Jul 20, 2026Updated last week
- Code release for LightMamba accepted by DATE 2025☆24Oct 18, 2025Updated 9 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- ☆32Mar 31, 2025Updated last year