Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
☆332Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for verilog-generator
Users that are interested in verilog-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆483Apr 25, 2026Updated 6 months ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆28May 23, 2026Updated 5 months ago
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆30Aug 10, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
- ☆183Sep 5, 2026Updated 2 months ago
- ☆257Oct 23, 2026Updated 2 weeks ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆28Mar 12, 2026Updated 8 months ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated 2 months ago
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 6 months ago
- ☆17Apr 7, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.☆119Sep 16, 2026Updated last month
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Sep 15, 2026Updated last month
- ☆15Jun 8, 2026Updated 5 months ago
- ☆49Nov 1, 2026Updated last week
- Don't memorize 500 tools — describe the chip outcome you want. Open FPGA skill pack (timing closure, CDC audit, full flow, Zynq bring-up……☆23Jun 9, 2026Updated 5 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 7 months ago
- 全国大学生嵌入式芯片与系统设计竞赛（嵌赛FPGA）FPGA国赛决赛能力测试题（代码测试，考试），现有2019年、2020年、2023年、2024年、2025年的题目。有的是从CSDN上下的，不保证一定是。如果有人看到了，并有其他年份的题目，欢迎补充。☆93Dec 12, 2025Updated 11 months ago
- ☆14Jun 9, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆46Jan 24, 2025Updated last year
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆152Sep 26, 2026Updated last month
- ☆57Oct 12, 2026Updated last month
- Digital HDL Design Full-stack Agents☆231Updated this week
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆117Oct 21, 2026Updated 3 weeks ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆174Nov 2, 2026Updated last week
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆143Apr 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆30Oct 26, 2026Updated 2 weeks ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆330Feb 9, 2025Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 8 months ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆78Nov 3, 2026Updated last week
- opensource NPU for LLM inference (this run gpt2)☆298Updated this week
- Configurable AXI4 Verification IP developed using UVM, featuring reusable master and slave agents, protocol checking, functional coverage…☆12Mar 7, 2026Updated 8 months ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Oct 6, 2026Updated last month
Are these results useful?