Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
☆319Aug 25, 2026Updated last month
Alternatives and similar repositories for verilog-generator
Users that are interested in verilog-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆32Aug 14, 2026Updated 2 months ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆27May 23, 2026Updated 5 months ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆26Aug 10, 2026Updated 2 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆477Apr 25, 2026Updated 5 months ago
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆180Sep 5, 2026Updated last month
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated 2 weeks ago
- ☆54Oct 12, 2026Updated last week
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆26Mar 12, 2026Updated 7 months ago
- Handheld bringup tool - power source, generator, CAN, LIN, RS485, I2C, 1Wire sniffer☆21Sep 18, 2026Updated last month
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆144Sep 26, 2026Updated 3 weeks ago
- Interactive lessons and reference material for analog and mixed-signal circuits and systems, including ADCs, PLLs, feedback, noise, and s…☆47Oct 5, 2026Updated 2 weeks ago
- Digital HDL Design Full-stack Agents☆221Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Feb 9, 2023Updated 3 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆34Feb 24, 2026Updated 7 months ago
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆53Jun 2, 2026Updated 4 months ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆26Aug 4, 2026Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- GPU Micro Architecture☆19Jun 22, 2026Updated 4 months ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆44Jan 24, 2025Updated last year
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆33Jun 5, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Jan 10, 2025Updated last year
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆194Sep 30, 2026Updated 3 weeks ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆56Aug 17, 2026Updated 2 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆142Apr 11, 2025Updated last year
- RTL agent team; Harness for Agentic hardware design and verificiation.☆61Oct 7, 2026Updated 2 weeks ago
- ☆32Jul 30, 2025Updated last year
- A Python implementation of the demosaicing dataset generation algorithm proposed by Khashabi et al. (July 2013). https://ieeexplore.ieee.…☆10Oct 3, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Oct 23, 2022Updated 4 years ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆41Nov 13, 2025Updated 11 months ago
- ☆15Jun 24, 2025Updated last year
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆29Mar 13, 2025Updated last year