Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
☆268Aug 25, 2026Updated 2 weeks ago
Alternatives and similar repositories for verilog-generator
Users that are interested in verilog-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆27Aug 14, 2026Updated 3 weeks ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆24May 23, 2026Updated 3 months ago
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 4 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆422Apr 25, 2026Updated 4 months ago
- ☆164Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆23Mar 12, 2026Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- ☆44Aug 20, 2026Updated 2 weeks ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆51Aug 23, 2026Updated 2 weeks ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆136Apr 11, 2025Updated last year
- ☆25Jul 30, 2025Updated last year
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆49Jun 2, 2026Updated 3 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- ☆15Jun 24, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆39Nov 13, 2025Updated 9 months ago
- Digital HDL Design Full-stack Agents☆198Sep 1, 2026Updated last week
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 2 months ago
- ☆15Oct 8, 2024Updated last year
- ☆30Jun 25, 2024Updated 2 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆43Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of Microscaling data formats in SystemVerilog.☆34Jul 6, 2025Updated last year
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆23Aug 4, 2026Updated last month
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆35Mar 11, 2026Updated 5 months ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆94Mar 30, 2026Updated 5 months ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Aug 20, 2026Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆35Jan 24, 2025Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆34Feb 24, 2026Updated 6 months ago
- Gowin USB3.0 Device Controller IP☆17Aug 20, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- [CVPR2026] VecAttention: Vector-wise Sparse Attention for Accelerating Long-Context Inference☆21May 27, 2026Updated 3 months ago
- Code release for LightMamba accepted by DATE 2025☆26Oct 18, 2025Updated 10 months ago