CY0807 / BRAM_DDR3_HDMILinks
在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。
☆31Updated 2 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below
Sorting:
- 2023集创赛紫光同创杯一等奖项目☆136Updated last year
- 基于FPGA进行车牌识别☆82Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆183Updated last year
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- NMS_decode☆15Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- verilog☆21Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- FPGA☆126Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 5 years ago
- ☆78Updated 2 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆26Updated 6 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- image processing based FPGA☆115Updated 4 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆26Updated 9 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆103Updated 3 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated last year
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago