在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。
☆32Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library to convert a FASM file into BELs importable into Vivado.☆15Sep 25, 2023Updated 3 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库 ，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆27May 23, 2026Updated 4 months ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 4 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This app can be used to open other android apps at an exact set time. It uses the alarm manager and notifications to achieve this task. T…☆10May 8, 2021Updated 5 years ago
- FPGA实现简单的图像处理算法☆86Mar 26, 2023Updated 3 years ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Sep 5, 2026Updated last month
- This directory contains all the codes required to reproduce the results in our SPAWC 2017 paper titled "A compressive channel estimation …☆11Jun 22, 2018Updated 8 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 3 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- RoboFont extension to compare font tables in two .otfs☆12Feb 23, 2024Updated 2 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆15Oct 27, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 2 months ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- Using Kalman Filtering to solve six-axis data☆11Aug 25, 2023Updated 3 years ago
- Matlab codes for Unsourced Multiple Access With Random User Activity by K.-H. Ngo, A. Lancho, G. Durisi, and A. Graell i Amat☆13May 26, 2023Updated 3 years ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆31Jan 23, 2021Updated 5 years ago
- ☆11Aug 30, 2023Updated 3 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- ☆22Jun 15, 2022Updated 4 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- 香港六合彩预测算法☆31Apr 7, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert ExDark annotated format data to YOLO format data. / 将ExDark标注格式的数据转换成YOLO格式的数据☆25Mar 19, 2023Updated 3 years ago
- ☆15Jan 22, 2024Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆36Mar 24, 2024Updated 2 years ago
- Implementation of Sparse Regression Codes (SPARCs)/Sparse Superposition Codes for communications over the AWGN channel.☆14Nov 23, 2021Updated 4 years ago
- Deep Learning-Based Automatic Modulation Recognition in OTFS and OFDM systems☆17Aug 10, 2026Updated 2 months ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆34Nov 28, 2019Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago