Alternatives and similar repositories for BRAM_DDR3_HDMI

Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below

• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆15Updated 5 years ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆142Updated 2 years ago
• jjejdhhd / License-Plate-Recognition-FPGA
  基于FPGA进行车牌识别
  ☆84Updated 2 years ago
• lauchinyuan / Asymmetric_async_FIFO
  asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…
  ☆25Updated 2 years ago
• Lexiang-Shen / LeNet-5-on-FPGA
  本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。
  ☆34Updated last year
• RongyeL / EasyAXI
  ☆83Updated last week
• ziruizhu / ofdm
  Toy OFDM Communication System with FPGA
  ☆12Updated 4 years ago
• iharbour-heyaonan / FPGA_image_process
  FPGA实现简单的图像处理算法
  ☆65Updated 2 years ago
• aq12138 / Git_Bilbili
  verilog
  ☆21Updated 2 years ago
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆146Updated 6 years ago
• suisuisi / FPGA
  FPGA
  ☆126Updated 5 years ago
• aystmjz / Music-Spectrum
  Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …
  ☆28Updated 11 months ago
• lauchinyuan / FPGA_QPSK-modem
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆199Updated 2 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆211Updated 2 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆170Updated 3 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆281Updated 2 years ago
• lauchinyuan / FPGA_DDR3_Ctrl
  An AXI DDR3 SDRAM controller for FPGA
  ☆43Updated 2 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆54Updated 8 years ago
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆114Updated 4 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆234Updated last year
• Floatkyun / Ultra-Vision
  2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）
  ☆83Updated 9 months ago
• tyxiumud / gvim_for_verilog
  this repository is vim cfg for verilog.
  ☆54Updated last year
• WangXuan95 / WangXuan95
  ☆66Updated 2 years ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆106Updated 4 years ago
• shun6-6 / Tri_Eth_UDP_pro_stack
  基于FPGA的三速以太网UDP协议栈设计
  ☆35Updated last year
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 3 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆23Updated 6 years ago
• Verdvana / Oscilloscope
  基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。
  ☆27Updated 7 years ago
• wangyuxiao2000 / ccsds-ldpc
  ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
  ☆25Updated last year
• wdxm657 / fpga_practice
  ☆33Updated 2 years ago