CY0807 / BRAM_DDR3_HDMILinks
在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。
☆27Updated 2 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below
Sorting:
- 基于FPGA进行车牌识别☆78Updated last year
- 2023集创赛紫光同创杯一等奖项目☆123Updated last year
- NMS_decode☆15Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- FPGA实现简单的图像处理算法☆50Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆26Updated 9 months ago
- image processing based FPGA☆113Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆166Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆248Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆41Updated last year
- FPGA☆127Updated 5 years ago
- ☆63Updated 2 years ago
- 基于FPGA的数字 识别-实时视频处理的定点卷积神经网络实现☆344Updated 2 years ago
- AXI协议规范中文翻译版☆162Updated 3 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- FPGA project☆227Updated 3 years ago
- ☆58Updated last week
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建 议添加外部存储及DDR☆116Updated 2 years ago
- verilog☆21Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆204Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆114Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago