CY0807 / BRAM_DDR3_HDMILinks
在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。
☆31Updated 2 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below
Sorting:
- Toy OFDM Communication System with FPGA☆12Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆139Updated last year
- 基于FPGA进行车牌识别☆83Updated 2 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- FPGA☆126Updated 5 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- NMS_decode☆15Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接 收器、UART发送器、UART转AXI4交互式调…☆278Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆27Updated 6 years ago
- image processing based FPGA☆113Updated 4 years ago
- ☆81Updated last week
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆124Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆233Updated last year
- ☆66Updated 2 years ago
- verilog☆21Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆196Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆192Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 months ago
- fpga跑sobel识别算法☆44Updated 4 years ago