在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。
☆29Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Sep 8, 2017Updated 8 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- FPGA实现简单的图像处理算法☆81Mar 26, 2023Updated 3 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆12Jun 10, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Using Kalman Filtering to solve six-axis data☆11Aug 25, 2023Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- ☆21Jun 15, 2022Updated 4 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- RoboFont extension to compare font tables in two .otfs☆12Feb 23, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Matlab codes for Unsourced Multiple Access With Random User Activity by K.-H. Ngo, A. Lancho, G. Durisi, and A. Graell i Amat☆13May 26, 2023Updated 3 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 3 months ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 3 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- This directory contains all the codes required to reproduce the results in our SPAWC 2017 paper titled "A compressive channel estimation …☆11Jun 22, 2018Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆30Dec 17, 2020Updated 5 years ago
- ☆11Aug 30, 2023Updated 2 years ago
- 使用esp32s3实现usbip服务器☆58May 16, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆30Feb 21, 2024Updated 2 years ago
- ☆17Jul 10, 2023Updated 2 years ago
- Implementation of Sparse Regression Codes (SPARCs)/Sparse Superposition Codes for communications over the AWGN channel.☆14Nov 23, 2021Updated 4 years ago
- Convert ExDark annotated format data to YOLO format data. / 将ExDark标注格式的数据转换成YOLO格式的数据☆26Mar 19, 2023Updated 3 years ago
- ☆16Jun 15, 2024Updated 2 years ago
- 使用c#实现串口通信的上位机☆36May 28, 2022Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆37Mar 24, 2024Updated 2 years ago
- ☆15Jan 22, 2024Updated 2 years ago
- Multi-resolution approximate message passing algorithm for multi-resolution compressed sensing problem☆20Jun 6, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OTFS modulation developed for SDR project☆22Dec 11, 2021Updated 4 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆33Nov 28, 2019Updated 6 years ago
- Projection matrix design in Compressed Sensing☆15Dec 25, 2022Updated 3 years ago
- ☆18Jun 26, 2023Updated 3 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- 三相逆变开环spwm，基于dsp28335☆33Dec 27, 2019Updated 6 years ago
- Autoencoder-Based Enhanced Orthogonal Time Frequency Space Modulation☆24Mar 11, 2024Updated 2 years ago