在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。
☆32Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for BRAM_DDR3_HDMI
Users that are interested in BRAM_DDR3_HDMI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 将图像数据从以太网传输到DDR3，再传输到HDMI进行显示的vivado例程☆11Feb 6, 2023Updated 3 years ago
- ☆25Mar 25, 2023Updated 3 years ago
- FPGA实现简单的图像处理算法☆87Mar 26, 2023Updated 3 years ago
- Library to convert a FASM file into BELs importable into Vivado.☆16Sep 25, 2023Updated 3 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA 百兆以太网☆13Feb 23, 2019Updated 7 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆28May 23, 2026Updated 5 months ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 3 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- RoboFont extension to compare font tables in two .otfs☆12Feb 23, 2024Updated 2 years ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Sep 5, 2026Updated 2 months ago
- DAPart: An Online DRL-based Adaptive Partition Framework for DNN Models in Edge Computing☆12Mar 3, 2024Updated 2 years ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using Kalman Filtering to solve six-axis data☆11Aug 25, 2023Updated 3 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆16Oct 27, 2023Updated 3 years ago
- STM32F103C8 GamePad made with USB-HID☆12Jun 7, 2024Updated 2 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆43Aug 13, 2022Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- ☆11Aug 30, 2023Updated 3 years ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 4 years ago
- DNN_Partition辅助工具，用于对pytorch模型进行简单的性能分析以及支持模型切分☆14May 31, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- Matlab codes for Unsourced Multiple Access With Random User Activity by K.-H. Ngo, A. Lancho, G. Durisi, and A. Graell i Amat☆13May 26, 2023Updated 3 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- ☆30Feb 21, 2024Updated 2 years ago
- Arduino RFID/NFC Library for NXP NTAG 424 DNA tags using MFRC522.☆14Sep 7, 2023Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 3 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Apr 28, 2023Updated 3 years ago
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- 基于FPGA进行车牌识别☆128Oct 19, 2023Updated 3 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- A fruit-fly connectome (Janelia male CNS v1.0, 30,000 neurons) trained to fly an FPV drone in Liftoff, with live neural activity video☆14Oct 3, 2026Updated last month