☆21Jun 19, 2026Updated last month
Alternatives and similar repositories for soc_agent_skill
Users that are interested in soc_agent_skill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Updated this week
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆33Jul 17, 2025Updated last year
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆20May 23, 2026Updated 2 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jul 20, 2026Updated 2 weeks ago
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jul 24, 2026Updated last week
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆23Updated this week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- ☆47Aug 23, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jul 3, 2025Updated last year
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- PCI Express controller model☆79Oct 5, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- ☆26Jul 22, 2026Updated last week
- ☆10Dec 15, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- ☆16May 25, 2026Updated 2 months ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆14Aug 21, 2023Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- ☆59May 22, 2026Updated 2 months ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year