antmicro / renode-test-actionLinks
GitHub Action allowing to run tests in the Renode framework
☆18Updated 3 weeks ago
Alternatives and similar repositories for renode-test-action
Users that are interested in renode-test-action are comparing it to the libraries listed below
Sorting:
- ☆15Updated 9 months ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- sump3 logic analyzer☆21Updated last month
- cocotb extension for nMigen☆17Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆17Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 9 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated last week
- ☆26Updated last year
- ☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- sample VCD files☆37Updated this week
- Small footprint and configurable SPI core☆42Updated this week
- Bare metal embedded software drivers and examples for PolarFire SoC☆22Updated 3 years ago
- PolarFire SoC Icicle Kit Libero reference design☆39Updated 3 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- ☆11Updated last week
- ☆18Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- ☆41Updated 5 years ago
- ☆25Updated 3 weeks ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Updated 5 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week