antmicro / renode-test-actionLinks
GitHub Action allowing to run tests in the Renode framework
β20Updated 2 weeks ago
Alternatives and similar repositories for renode-test-action
Users that are interested in renode-test-action are comparing it to the libraries listed below
Sorting:
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β31Updated 3 years ago
- An open source replacement of the Xilinx bootgen application.β113Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suiteβ16Updated last year
- cocotb extension for nMigenβ17Updated 3 years ago
- β42Updated 5 years ago
- PolarFire SoC Documentationβ61Updated last month
- β16Updated last year
- Python script to transform a VCD file to wavedrom formatβ82Updated 3 years ago
- Bare metal embedded software drivers and examples for PolarFire SoCβ23Updated 3 years ago
- β34Updated 4 years ago
- sump3 logic analyzerβ31Updated last week
- β44Updated 9 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.β26Updated 2 months ago
- PolarFire SoC Icicle Kit Libero reference designβ42Updated 4 months ago
- assorted library of utility cores for amaranth HDLβ97Updated last year
- A sphinx extension that allows including wavedrom diagrams by using its text-based representationβ38Updated last year
- Flip flop setup, hold & metastability explorer toolβ51Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB coresβ52Updated 2 years ago
- β14Updated 2 years ago
- HDL tools layer for OpenEmbeddedβ17Updated last year
- Spen's Official OpenOCD Mirrorβ51Updated 9 months ago
- A simple script to build a PMU firmware for Xilinx ZynqMPβ36Updated 6 months ago
- Repo Manifests for the Yocto Project Build Systemβ38Updated 3 weeks ago
- Support files for participating in a Fomu workshopβ168Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project thβ¦β71Updated 8 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDLβ51Updated this week
- β88Updated 2 months ago
- Bare metal example software projects for PolarFire SoCβ40Updated 4 months ago
- Interface definitions for VHDL-2019.β34Updated last week
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) filesβ26Updated 3 months ago