antmicro / renode-test-actionLinks
GitHub Action allowing to run tests in the Renode framework
☆18Updated last week
Alternatives and similar repositories for renode-test-action
Users that are interested in renode-test-action are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 9 months ago
- cocotb extension for nMigen☆16Updated 3 years ago
- ☆34Updated 4 years ago
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆27Updated 9 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆15Updated 8 months ago
- Triple Modular Redundancy☆26Updated 5 years ago
- Bare metal embedded software drivers and examples for PolarFire SoC☆22Updated 3 years ago
- ☆41Updated 5 years ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆35Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆53Updated last month
- A command-line tool for displaying vcd waveforms.☆58Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- ☆18Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- PolarFire SoC Documentation☆56Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- sump3 logic analyzer☆19Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated this week
- ☆44Updated 2 months ago
- GUI editor for hardware description designs☆28Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year