antmicro / renode-test-action

Related projects ⓘ

Alternatives and complementary repositories for renode-test-action

• antmicro / warp-pipe
  ☆13Updated 2 months ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆15Updated 2 years ago
• antmicro / renode-board-visualization
  ☆13Updated last year
• kekiefer / tinyfpga-litex
  A minimal LiteX SoC definition for the TinyFPGA BX
  ☆14Updated 5 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆28Updated 9 months ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆39Updated 2 weeks ago
• lambdaconcept / lambdasoc
  ☆43Updated 7 months ago
• YosysHQ / setup-oss-cad-suite
  Set up your GitHub Actions workflow with a OSS CAD Suite
  ☆14Updated 8 months ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆17Updated 7 months ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆39Updated 4 years ago
• olofk / observer
  ☆40Updated 4 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated 11 months ago
• GMM-7550 / gmm7550-hardware
  CologneChip GateMate FPGA Module: GMM-7550
  ☆18Updated 9 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆33Updated 2 years ago
• polarfire-soc / polarfire-soc-bare-metal-library
  Bare metal embedded software drivers and examples for PolarFire SoC
  ☆20Updated 2 years ago
• ekiwi / icesugar-chisel
  Chisel Examples for the iCESugar FPGA Board
  ☆11Updated 3 years ago
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆9Updated 2 months ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆31Updated 2 years ago
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆29Updated last year
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆43Updated last year
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆48Updated last week
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆42Updated 3 weeks ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated last month
• rodrigomelo9 / FOSS-for-FPGAs
  A getting started presentation (with examples) about how to use FLOSS for FPGA development.
  ☆35Updated last year
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago