mmicko / micropython
MicroPython - legacy branch contain old experiments, and experimental for new work
☆33Updated 3 years ago
Alternatives and similar repositories for micropython:
Users that are interested in micropython are comparing it to the libraries listed below
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Yosys Plugins☆21Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- ☆10Updated 6 years ago
- ☆20Updated 11 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆68Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- A simple script to build open-source FPGA tools.☆52Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago